CS3350B Computer Architecture
Instructional Level Parallelism Hazards and Resolutions

Ning Xie

http://www.csd.uwo.ca/courses/CS3350b
Department of Computer Science
University of Western Ontario, Canada

Winter, 2016
Recap: Pipelining for Performance

- All modern day processors use pipelining
- Pipelining doesn’t help latency of single task, it helps throughput of entire workload
- Potential speedup: CPI=?, and a faster CC
  - Recall CPU time = CPI * CC * IC
- Pipeline rate limited by slowest pipeline stage
  - Unbalanced pipe stages make for inefficiencies
  - The time to “fill” pipeline and time to “drain” it can impact speedup for deep pipelines and short code runs
- Must detect and resolve hazards
  - Can always resolve hazards by waiting (Stalling)
  - Stalling negatively affects CPI (makes CPI more than the ideal of 1)
Three Types of Pipeline Hazards

- **Structural hazards**
  - Attempt to use the same resource by two different instructions at the same time

- **Data hazards** (from what types of instructions?)
  - Attempt to use data before it is ready in instructions involving arithmetic and data transfers
  - An instruction’s source operand(s) are produced by a prior instruction still in the pipeline

- **Control hazards**
  - Attempt to make a decision about program control flow before the condition has been evaluated and the new PC target address calculated; **branch** instructions

- Can always resolve hazards by **waiting** (makes CPI > 1)
  - Better to have pipeline control to detect the hazards
  - and take action to resolve hazards more efficiently
Structural Hazard #1: in case of Single Memory (1/2)

Read same memory twice in same clock cycle

Time (clock cycles)

Instr. Order

Inst 1

Inst 2

Inst 3

Inst 4

Reading data from memory

Reading instruction from memory
Fix with separate instruction and data memories (I$ and D$)

Structural Hazard #1: in case of Single Memory (2/2)
Can we read and write to registers simultaneously?

Structural Hazard #2: Registers (1/2)
Two different solutions have been used:

1. RegFile access is very **fast**: takes less than half the time of ALU stage
   - Write to Registers during first half of each clock cycle
   - Read from Registers during second half of each clock cycle

2. Build RegFile with independent read and write ports

**Result**: can perform register Read and Write during same clock cycle
Consider the following sequence of instructions

\[
\begin{align*}
\text{add} & \quad&t_0, t_1, t_2 \\
\text{sub} & \quad&t_4, t_0, t_3 \\
\text{and} & \quad&t_5, t_0, t_6 \\
\text{or} & \quad&t_7, t_0, t_8 \\
\text{xor} & \quad&t_9, t_0, t_{10} \\
\end{align*}
\]

Q1: What are the dependences?
- \( t_0 \) of \( \text{sub} \) depends on \( t_0 \) of \( \text{add} \); Read After Write (RAW)
- \( t_0 \) of \( \text{and} \) depends on \( t_0 \) of \( \text{add} \); RAW
- \( t_0 \) of \( \text{or} \) depends on \( t_0 \) of \( \text{add} \); RAW
- \( t_0 \) of \( \text{xor} \) depends on \( t_0 \) of \( \text{add} \); RAW

Q2: Are there any hazards?
We use pipeline diagram to analyze it.
Data-flow backward in time are hazards. This case is a read before write data hazard.
Data Hazard Solution 1: Stall (Waiting)

- Stall, or bubble, or nop; no backward data flow anymore

How many cycles? What's the CPI now?
Data Hazard Solution 2: Forwarding (aka Bypassing)

- Hardware forwards result to the stage needed as soon as it is available (bypassing the register)
  - ALU-ALU forwarding in this case
  - Hardware: hazard detection unit; forward unit
- “or” hazard solved by register hardware

```
add $t0,$t1,$t2
sub $t4,$t0,$t3
and $t5,$t0,$t6
or $t7,$t0,$t8
xor $t9,$t0,$t10
```

How many cycles? What’s the CPI now?
Another potential data hazard can occur when there is a conflict between the result of the WB stage instruction and the MEM stage instruction - which should be forwarded?
Data Hazard Type 2: Load/Use (1/2)

- Dataflow backwards in time are hazards

```assembly
lw $t0,0($t1)
sub $t3,$t0,$t2
```
Data Hazard Type 2: Load/Use (2/2)

- Is it feasible to fix it by just forwarding? i.e. when the data is loaded from D$ before writing to the register, forward it to ALU for sub.

```
lw   $t0,0($t1)
sub  $t3,$t0,$t2
```

- Oops! Still a backward data flow! Can we go back in time?
  - Must stall instruction dependent on load, then forward (more hardware)
Hardware detects hazard, stalls pipeline (Called “interlock”), and forward (MEM-ALU forwarding). CPI = ?

\[
\text{lw } \$t0, 0(\$t1) \\
\text{sub } \$t3, \$t0, \$t2 \\
\text{and } \$t5, \$t0, \$t4 \\
\text{or } \$t7, \$t0, \$t6
\]

Not in MIPS (MIPS = Microprocessor without Interlocked Pipeline Stages)
Insert `nop` (equivalent to stall) and MEM-ALU forward.

\[
lw \ $t0, 0($t1) \\
\text{nop} \\
\text{sub} \ $t3,$t0,$t2 \\
\text{and} \ $t5,$t0,$t4 \\
\text{or} \ $t7,$t0,$t6
\]
Remarks on Load/Use Data Hazard

- Instruction slot after a load is called “load delay slot”
- If that instruction uses the result of the load, then the hardware interlock will stall it for one cycle.
- **Alternative**: If the compiler puts an unrelated instruction in that slot, then no stall
- Letting the hardware stall the instruction in the delay slot is equivalent to putting a *nop* in the slot (except the latter uses more code space)
Reorder code to avoid use of load result in the next instruction (load delay slot)

C code:

A = B + E;  /* $t3 = $t1 + $t2 */
C = B + F;  /* $t5 = $t1 + $t4 */

\[
\begin{array}{|c|c|}
\hline
\text{lw} & $t1, 0($t0) \\
\text{lw} & $t2, 4($t0) \\
\text{add} & $t3, $t1, $t2 \\
\text{sw} & $t3, 12($t0) \\
\hline
\text{lw} & $t4, 8($t0) \\
\text{add} & $t5, $t1, $t4 \\
\text{sw} & $t5, 16($t0) \\
\hline
\end{array}
\]

13 cycles 11 cycles
For **loads** immediately followed by stores (memory-to-memory copies) can avoid a stall by adding forwarding hardware from the MEM/WB register to the data memory input (**MEM-MEM forwarding**)

- Would need to add a Forward Unit and a mux to the memory access stage
Exercise 1

For the following code sequence in MIPS,

```mips
sub $2, $1, $3
and $12, $2, $5
or $13, $6, $2
lw $14, 100($2)
sw $13, 100($2)
```

- Indicate the dependences
- Indicate the potential hazards and types
- Provide your hazard resolution methods and show how many extra clock cycles you have to pay.
Control Hazards

- Branch determines flow of control
  - Fetching next instruction depends on branch outcome
  - The delay in determining the proper instruction to fetch is called a control hazard or branch hazard.
  - Pipeline can’t always fetch correct instruction
    - Still working on ID stage of branch

- `beq`, `bne` in MIPS pipeline
- **Stall** on every branch until have new PC value;
- Would add 2 bubbles/clock cycles for every Branch!

Where do we do the compare for the branch?
Control Hazard: Branching

- Optimization #1:
  - Insert special branch comparator in Stage 2 (Dec)
  - As soon as instruction is decoded (i.e. Opcode identifies it as a branch), immediately make a decision and set the new value of the PC
  - Benefit: since branch is complete in Stage 2, only one unnecessary instruction is fetched, so only one no-op is needed
  - Side Note: means that branches are idle in Stages 3, 4 and 5
Special Branch Comparator with One Clock Cycle Stall

Branch comparator moved to Decode stage
Assume branches are 17% of the instructions executed in SPECint2006. Since the other instructions run have a CPI of 1, and branches took one extra clock cycle for the stall, then we would see a CPI of 1.17 and hence a slowdown of 1.17 versus the ideal case.
Control Hazards: Branch Delay Slot

- Optimization #2: Redefine branches
  - Old definition: if we take the branch, none of the instructions after the branch get executed by accident
  - New definition: whether or not we take the branch, the single instruction immediately following the branch gets executed (the branch-delay slot)

- Delayed Branch means we always execute the instruction after branch

- This optimization is used with MIPS.
Example: Nondelayed vs. Delayed Branch

Nondelayed Branch

```
or $8, $9, $10
add $1, $2, $3
sub $4, $5, $6
beq $1, $4, Exit
xor $10, $1, $11
```

Exit:

```
```

Delayed Branch

```
add $1, $2, $3
sub $4, $5, $6
beq $1, $4, Exit
or $8, $9, $10
xor $10, $1, $11
```

Exit:
Notes on Branch-Delay Slot

- **Worst-Case** Scenario: put a no-op in the branch-delay slot

- **Better Case**: place some instruction preceding the branch in the branch-delay slot - as long as the changed doesn’t affect the logic of program
  - Re-ordering instructions is common way to speed up programs
  - Compiler usually finds such an instruction 50% of time
  - **Jumps** also have a delay slot.

- Since delayed branches are useful when the branches are short, no processor uses a delayed branch of more than one cycle. For longer branch delays, hardware-based branch prediction is usually used.

- The delayed branch always executes the next sequential instruction, with the branch taking place after that one instruction delay. It is hidden from the MIPS assembly language programmer because the assembler can automatically arrange the instructions to get the branch behavior desired by the programmer. MIPS software will place an instruction immediately after the delayed branch instruction that is not affected by the branch, and a taken branch changes the address of the instruction that follows this safe instruction.
Control Hazards: Branch Prediction

- **Opt #3: Predict** outcome of a branch, fix up if guess wrong
  - Must cancel all instructions in pipeline that depended on wrong-guess
  - This is called “flushing” the pipeline

- **Opt 3.1: Assume branches are NOT taken**, continue execution down the sequential instruction stream. If the branch is taken, the instructions that are being fetched and decoded must be discarded. Execution continues at the branch target.
  - If branches are untaken half the time, and if it costs little to discard the instructions, this optimization halves the cost of control hazards.

- **Opt 3.2: Dynamic branch prediction**: Prediction of branches at runtime using runtime information.
  - branch prediction buffer or branch history table
Show what happens when the branch is taken in this instruction sequence, assuming the pipeline is optimized for branches that are not taken and that we moved the branch execution to the ID stage. The numbers to the left of the instruction (40, 44, …) are the addresses of the instructions.
In Summary: Hazards and Resolutions

- **Structural Hazards**
  - Memory: I$ and D$ are separated
  - Register: read and write can be done in same clock cycle

- **Data Hazards**
  - load followed by store: MEM-MEM forwarding
  - load/use
    - Hardware interlock (stall pipeline) and MEM-ALU forwarding
    - load delay slot: put a nop or a valid instruction after load (MIPS)
  - other cases: one stall (nop) plus ALU-ALU forwarding
  - Hardware support: hazard detection unit and forward unit

- **Control hazards**
  - stall two cycles if branch execution done in EX stage
  - stall one cycle if branch execution done in ID stage
  - branch delay slot: put a nop (one cycle waste) or a valid instruction after branch (MIPS) (branch execution in ID)
  - branch predication: branch not taken or dynamic predication

- How does a hazard solution impact the pipeline performance?