CS3350B Computer Organization
Chapter 2: Synchronous Circuits
Prelude

Alex Brandt

Department of Computer Science
University of Western Ontario, Canada

Thursday January 24, 2019
Everything on a Computer is a Number
Radix Representations

**Radix** is the base number in some numbering system. In a radix $r$ representation digits ($d_i$) are from the set \{0, 1, \ldots, r - 1\}

$$x = d_{n-1} \times r^{n-1} + d_{n-2} \times r^{n-2} + \cdots + d_1 \times r^1 + d_0 \times r^0$$

- $r = 10 \implies$ decimal, \{0, 1, 2, 3, 4, 5, 6, 7, 8, 9\}
- $r = 2 \implies$ binary, \{0, 1\}
- $r = 8 \implies$ octal, \{0, 1, 2, 3, 4, 5, 6, 7\}
- $r = 16 \implies$ hexadecimal, \{0, 1, 2, 3, 4, 5, 6, 7, 8, 9, a, b, c, d, e, f\}

Refresh: Decimal to Binary

$$(13)_{10} = (1 \times 10^1) + (3 \times 10^0)$$

$$(1101)_2 = (1 \times 2^3) + (1 \times 2^2) + (0 \times 2^1) + (1 \times 2^0) = 8 + 4 + 0 + 1 = (13)_{10}$$
Unsigned Binary Integers

**Unsigned Integers** ⇒ the normal representation

An $n$-bit number:

$$x = x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \cdots + x_12^1 + x_02^0$$

- Has a factor up to $2^{n-1}$.
- Has a range: 0 to $(2^n - 1)$
- Example

  $$0000 0000 0000 0000 0000 0000 0000 1011_2$$

  $$= 0 + \cdots + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0$$

  $$= 0 + \cdots + 8 + 0 + 2 + 1 = 11_{10}$$

- Using 32 bits: 0 to +4,294,967,295
Signed Binary Integers (1/2)

How to encode a negative sign?

**One’s Compliment:** Invert unsigned representation to get negative.

- Get value by inverting all bits then multiply by $-1$.
- Leading bit decides if negative or not.
- All positive numbers have the same representation as unsigned.

In one’s compliment:

- $(0101)_{2} = (0101)_{2} = 5$
- $(1101)_{2} = -1 \times (0010)_{2} = -2$
- $(0000)_{2} = (0000)_{2} = 0$
- $(1111)_{2} = -1 \times (0000)_{2} = -0$ ????

One’s compliment is rarely used:

- Signed zero.
- Weird borrowing required in arithmetic.
Signed Binary Integers (2/2)

How to encode a negative sign?

**Two’s Compliment:** Invert all the bits with respect to $2^n$

- Same as treating leading bit as negative in expansion.
- Leading bit decides if negative or not.
- All positive numbers have the same representation as unsigned.

In two’s compliment:

- $(0101)_2 = (0101)_2 = 5$
- $(1101)_2 = -1 \times 2^3 + (0101)_2 = -8 + 5 = -3$
- $(0000)_2 = (0000)_2 = 0$
- $(1111)_2 = -1 \times 2^3 + (0111)_2 = -1$
Two’s Compliment

Advantages:

- Arithmetic is the same whether positive or negative:

\[
\begin{align*}
(0101)_2 &= 5 \\
+ (1101)_2 &= -3 \\
\hline
(0010)_2 &= 2 \\
\end{align*}
\]

(Throw away carry bit)

- No signed 0.

- One extra value represented with same number of bits.

For an \(n\)-bit number:

- Range of values is \(-2^{n-1}\) to \(2^{n-1} - 1\)
Same Bits Different Numbers

It is important to realize that the same bit pattern can represent different numbers.

\[ (1001\ 1010)_2 \quad \Rightarrow \quad (154)_{10} \quad \text{interpreted as unsigned} \]
\[ \Rightarrow \quad (-102)_{10} \quad \text{interpreted as two’s complement} \]

Can be disastrous in programming!

```c
unsigned int a = (1 << 31); // a = 2147483648
int b = a; // b = -2147483648
```
Signed Negation

In two’s compliment, **bit-wise complement** then **add 1**.

\[
6 = (0110)_2 = (0 \times 2^3) + (1 \times 2^2) + (1 \times 2^1) + (0 \times 2^0)
\]

\[
\downarrow \text{compliment}
\]

\[
(1001)_2 = (-1 \times 2^3) + (0 \times 2^2) + (0 \times 2^1) + (1 \times 2^0) = -8 + 1
\]

\[
\downarrow \text{add one}
\]

\[
(1001)_2 + (0001)_2 = (1010)_2 = -8 + 0 + 4 + 0 = -6
\]

Also works in reverse! (from negative to positive)

\[
\downarrow \text{Still, compliment then add 1.}
\]

\[
-6 = (1010)_2 \Rightarrow (0101)_2 + 1 \Rightarrow (0110)_2 = 6
\]
Signed Extension

Signed Extension:
- Represent a number using more bits but keep numerical value.
- Very easy in two’s compliment!
- Copy the signed bit to the left until desired number of bits.

Examples: 8-bit to 16-bit
- 2: 0000 0010 ⇒ 0000 0000 0000 0010
- -2: 1111 1110 ⇒ 1111 1111 1111 1110
- -10: 1111 0110 ⇒ 1111 1111 1111 0110

Note: Truncation (representing a number using less bits) is tricky and you must know what you’re doing.
Logical Shift

**Logical Shift:**
- Shift the bits left or right a specified number of times.
- Fills the vacancies with 0s on shift left and shift right.
- Throw away any bits that flow out.
- `<<` (shift left) and `>>` (shift right) in C (unsigned).

**Examples (in 8 bits):**
- `2 << 3 = (0000 0010) << 3 = (0001 0000) = 16`.
- `8 >> 2 = (0000 1000) >> 2 = (0000 0010) = 2`.
- `-4 >> 1 = (1111 1100) >> 1 = (0111 1110) = 126`.

This last one is ambiguous if it is logical or arithmetic shift. In high-level programming languages the right shift operator is usually an *arithmetic shift*...
Arithmetic Shift

Arithmetic Shift:
- Shift the bits left or right a specified number of times.
- Fills the vacancies with 0s on shift left.
- Fills the vacancies with 1s on shift right if number is negative.
- Fills the vacancies with 0s on shift right if number is positive.
- Throw away any bits that flow out.
- $\ll$ (shift left) and $\gg$ (shift right) in C (signed).

Examples (in 8 bits):
- $2 \ll 3 = (0000\ 0010) \ll 3 = (0001\ 0000) = 16$.
- $8 \gg 2 = (0000\ 1000) \gg 2 = (0000\ 0010) = 2$.
- $-4 \gg 1 = (1111\ 1100) \gg 1 = (1111\ 1110) = -2$. 
CS3350B Computer Organization
Chapter 2: Synchronous Circuits
Part 1: Gates, Switches, and Boolean Algebra

Alex Brandt

Department of Computer Science
University of Western Ontario, Canada

Tuesday January 29, 2019
Layers of Abstraction

After looking at high-level CPU and Memory we will now go down to the lowest level (that we care about).

Circuit Design vs Digital (Logic) Design

- Design of individual circuits vs Using circuits to implement some logic.
Circuit Design

Why do we care?

- Appreciate the limitations of hardware.
- Understand why some things are fast and some things are slow.
- Need circuit design to understand logic design.
- Need logic design to understand CPU Datapath.

If you are ever working with:

- Assembly, ISAs,
- Embedded Systems and circuits,
- Specialized computer/logic systems,

you will need circuit and logic design.
Everything is **digital**: represented by discrete, individual values.

- No gray areas or ambiguity.

Must convert an **analog** – continuously variable – signal to digital.

For us, the analog signal is electricity (voltage).

- “High” voltage ⇒ 1
- “Low” voltage ⇒ 0
Physicality of Circuits

In the end, everything is a switch.

“Input” ⇒ \( A \)

“Output” ⇒ \( Z \)

If \( A \) is 0/false then switch is open.
If \( A \) is 1/true then switch is closed.

This circuit implements:

\[ A \equiv Z \]
Transistors: Electrically Controlled Switches

**MOS-FET:** Metal-Oxide-Semiconductor Field-Effect **Transistor**

- Has a source (S), a drain (D), and a gate (G).
- Applying voltage to G allows current to flow between S and D.
- In reality, transistors, logic gates, SRAM, use CMOS (Complimentary-MOS). But we don’t care about transistors really...

Flipping a transistor is *much faster* than moving a physical switch.

Speed of switching a transistor directly related to speed of a CPU
Logic as Circuits

**Propositional Logic:** A set of propositions (truth values) combined by some logical connectives.

- Truth values ≡ Binary digital signal
- Logical connectives ≡ **Logic gates**

**Logic Gate:** A circuit implementing some logical expression/function.

The basics: **AND** (∧), **OR** (∨), **NOT** (¬).

**Arity** of a function/gate is the number of inputs.
Gates as Switches

- Both A and B must be true/1 to get the circuit to complete.
- Either A or B can be true/1 to get the circuit to complete.
Logic Gates In Detail: AND

A \wedge B \equiv C

A \cdot B \equiv C

Truth Table for AND

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>A \wedge B \equiv C</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
Logic Gates In Detail: OR

\[ A \lor B \equiv C \]
\[ A + B \equiv C \]

**Truth Table** for OR

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>( A \lor B \equiv C )</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
Logic Gates In Detail: NOT

\[ \neg A \equiv C \]

\[ \overline{A} \equiv C \]

**Truth Table for NOT**

<table>
<thead>
<tr>
<th>A</th>
<th>\neg A \equiv C</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>
More Interesting Logic Gates: NAND

\[ \neg (A \land B) \equiv C \]

\[ A \cdot B \equiv C \]

A | B
\hline
0 | 0 | 1
0 | 1 | 1
1 | 0 | 1
1 | 1 | 0

Truth Table for NAND
More Interesting Logic Gates: NOR

\[ \neg (A \lor B) \equiv C \]

\[ A + B \equiv C \]

Truth Table for NOR

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>( A + B \equiv C )</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>
More Interesting Logic Gates: XOR (Exclusive OR)

\[ A \oplus B \equiv C \]

Truth Table for XOR

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>A \oplus B \equiv C</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>
Outline

1. Introduction
2. Logic Gates
3. Boolean Algebra
The Algebra of Logic Gates

Due to the equivalence of truth values and binary digital signals, **Boolean Algebra** is heavily used discussing circuitry.

**Associativity:**

\[(A + B) + C \equiv A + (B + C)\]
\[(A \cdot B) \cdot C \equiv A \cdot (B \cdot C)\]

**Commutativity:**

\[A + B \equiv B + A\]
\[A \cdot B \equiv B \cdot A\]

**Distributivity:**

\[A + (B \cdot C) \equiv (A + B) \cdot (A + C)\]
\[A \cdot (B + C) \equiv (A \cdot B) + (A \cdot C)\]

**Identity:**

\[A + 0 \equiv A\]
\[A \cdot 1 \equiv A\]

**Annihilation:**

\[A + 1 \equiv 1\]
\[A \cdot 0 \equiv 0\]

**Idempotence:**

\[A + A \equiv A\]
\[A \cdot A \equiv A\]
Boolean Algebra: More Interesting Laws

Absorption:
\[ A \cdot (A + B) \equiv A \]
\[ A + (A \cdot B) \equiv A \]

Double Negation
\[ \overline{\overline{A}} \equiv A \]

Complementation:
\[ A + \overline{A} \equiv 1 \]
\[ A \cdot \overline{A} \equiv 0 \]

De Morgan’s Laws:
\[ \overline{A + B} \equiv \overline{A} \cdot \overline{B} \]
\[ \overline{A \cdot B} \equiv \overline{A} + \overline{B} \]

Look familiar?
\[ \Rightarrow \text{Definitions of NOR and NAND.} \]


Proving De Morgan’s Laws

Proof by Exhaustion:

\[ A + B \equiv \overline{A} \cdot \overline{B} \]

The easiest way to prove something is to write out each expression’s truth table.

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>A + B</th>
<th>\overline{A + B}</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>\overline{A}</th>
<th>\overline{B}</th>
<th>\overline{A} \cdot \overline{B}</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
Simplifying Expressions with Boolean Algebra (1/2)

\[
\overline{xyz} + \overline{xyz} = \overline{xyz}(\overline{z} + z)
\]

\[
\equiv \overline{xy}(1)
\]

\[
\equiv \overline{xy}
\]

Factor \( \overline{xy} \)

Complementation of \( z \)

Identity with \( \overline{xy} \)

<table>
<thead>
<tr>
<th>( x )</th>
<th>( y )</th>
<th>( z )</th>
<th>( \overline{xyz} )</th>
<th>( \overline{xyz} )</th>
<th>( \overline{xyz} + \overline{xyz} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
Simplifying Expressions with Boolean Algebra (2/2)

Sometimes a truth table is too challenging...

For \( v \) variables a truth table has \( 2^v \) rows.

\[
(x + z) (abcd + xz) \quad \Rightarrow \quad 6 \text{ variables, 64 rows}
\]

Instead we can simplify using the laws of Boolean algebra:

\[
(x + z) (abcd + xz) \equiv \overline{xz} (abcd + xz) \quad \text{De Morgan’s Law}
\]

\[
\equiv xz (abcd + xz) \quad \text{Double negation of} \ x \ \text{and} \ z
\]

\[
\equiv xz \quad \text{Absorption}
\]
Simplifying Expressions for Simplified Circuits

\[ y = ((ab) + a) + c \]

\[ y \equiv (ab + a) + c \]
\[ \equiv a(b + 1) + c \quad \text{Factor } a \]
\[ \equiv a(1) + c \quad \text{Annihilation} \]
\[ \equiv a + c \quad \text{Identity} \]
Canonical Forms

Different standard or **canonical forms**.

- **Conjunctive Normal Form** (CNF) ⇒ AND of ORs
  - “Product-of-sums”

- **Disjunctive Normal Form** (DNF) ⇒ ORs of ANDs
  - “Sum-of-products”

\[
\text{CNF} \quad (a + b) \cdot (\overline{a} + b) \cdot (\overline{a} + \overline{b})
\]

\[
\text{DNF} \quad ab + \overline{a}b + \overline{a}\overline{b}
\]

- Every variable should appear in every sub-expression.
  - Products for DNF, Sums for CNF.
  - Some authors call this "Full DNF" or "Full CNF".

- Every boolean expression can be converted to a canonical form.
- DNF more useful and practical ⇒ truth tables.
Truth Tables and Disjunctive Normal Forms

We can get a DNF expression directly from a truth table.

- $a, b, c$ are inputs, $f$ is output.
- Create one product term for every entry in the table with $f \equiv 1$.
- Put $\overline{x}$ in product if $x$ is false in that row.
- Put $x$ in product if $x$ is true in that row.
- OR all products together.

<table>
<thead>
<tr>
<th>$a$</th>
<th>$b$</th>
<th>$c$</th>
<th>$f$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

\[
\overline{abc} + \overline{ab}c + \overline{a}bc + abc
\]

Alex Brandt
Chapter 2: Synchronous Circuits, Part 1: Gates & Boolean Algebra
Tuesday January 29, 2019
Functional Completeness

**Functional Completeness** - A set of functions (operators) which can adequately describe every operation and outcome in an algebra.

- For Boolean algebra the classical set of operators: \{+, \cdot, \neg\} is functionally complete but not **minimal**.

- Thanks to De Morgan’s Law we only need one of AND or OR.

- The sets \{+, \neg\} and \{\cdot, \neg\} are both functionally complete and minimal.
  
  - **minimal** - removing any one of the operators would make the set functionally *incomplete*.

- NAND alone is functionally complete; so is NOR alone.
NAND is Functionally Complete

NAND alone is functionally complete.

- **NAND** ≡ |

- To prove functional completeness simply show that the operators of the set can mimic the functionality of the set \(+, \cdot, \neg\).

\[ \neg X \equiv X \mid X \]

\[ X \cdot Y \equiv \overline{X|Y} \equiv (X|Y) \mid (X|Y) \]

\[ X + Y \equiv \overline{X + Y} \equiv \overline{X} \cdot \overline{Y} \equiv (X|X) \mid (Y|Y) \]

<table>
<thead>
<tr>
<th>X</th>
<th>( \overline{X} )</th>
<th>X \cdot X</th>
<th>( \overline{X} \cdot X )</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

| X | Y | A ≡ X|Y | A|A |
|---|---|---|---|
| 0 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |

| X | Y | \( \overline{X} \) | \( \overline{Y} \) | \( \overline{X|Y} \) |
|---|---|---|---|---|
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 |
Summary

Boolean algebra can simplify circuits.

- Remove variables that the output does not depend on.
- Simplifies expression, removing needless gates.
- Space and time complexity improved!

Truth tables, canonical forms, functional completeness.

Help generating truth tables:

CS3350B Computer Organization
Chapter 2: Synchronous Circuits
Part 2: Stateless Circuits

Alex Brandt
Department of Computer Science
University of Western Ontario, Canada

Tuesday February 05, 2019
Outline

1. Combinational Circuits
2. Adders and Subtractors
3. MUX and DEMUX
4. Arithmetic Logic Units
Stateless Circuits are Combinational Circuits

- **Stateless** ⇒ No memory.
- **Combinational** ⇒ Output is a combination of the inputs alone.

Combinational circuits are formed from a combination of logic gates and other combinational circuits.

- Modular Design,
- Reuse,
- Simple to add new components.

Sometimes, these are called **functional blocks**, they implement functions.
Increasing Arity

**Arity:** the number of inputs to a gate, function, etc.

How can we build an $n$-way add from simple 2-input and gates?

- Simply chain together $n - 1$ 2-way gates.

**Example:** 5-way AND

Works for AND, OR, XOR. *Doesn’t work for NAND, NOR.*
A **block diagram** or **schematic diagram** can be used to express the high-level specification of a circuit.

- How many inputs, how many bits for each input?
- How many outputs, how many bits for each output?
- What does the circuit do? Formula or truth table.

\[
F \equiv \overline{abc} + abc
\]

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
1 Generate truth table.

2 Get canonical form:

\[ F \equiv \overline{a}bc + \overline{a}bc + ab\overline{c} + abc \]

3 Simplify if possible:

\[ \overline{a}bc + \overline{a}bc + ab\overline{c} + abc \equiv \overline{a}bc + \overline{a}bc + ab\overline{c} + abc + abc + abc \]
\[ \equiv \overline{a}bc + abc + \overline{a}bc + abc + ab\overline{c} + abc \]
\[ \equiv bc + ac + ab \]
3 Simplify if possible:

\[ F \equiv bc + ac + ab \]

4 Draw your circuit from simplified formula.

This is called a *majority* circuit. Output is true iff majority of inputs are true.
Outline

1. Combinational Circuits
2. Adders and Subtractors
3. MUX and DEMUX
4. Arithmetic Logic Units
1 Bit Adder

Adder interprets bits as a binary number and does addition.

\[ s = \text{add}(a, b) \]
\[ c = \text{carry (overflow) bit} \]

<table>
<thead>
<tr>
<th>( a )</th>
<th>( b )</th>
<th>( s )</th>
<th>( c )</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>
1 Bit Full Adder

**Full Adder** does addition of 3 inputs: a, b, and carry\(_{in}\).

Previous adder was a *half* adder.

\[ s = XOR(a, b, c_{in}) \]

\[ c = ab + (XOR(a, b) \cdot c_{in}) \]
A full adder can be built from half adders.

Modular design, reuse, simplified view.
\textit{n-bit adder}: Add \( n \) bits with carry.
\begin{itemize}
\item Just like long addition done by hand.
\item Combine \( n \) full adders, adding bit by bit, carrying the carry from lowest-ordered bit to highest-ordered bit.
\item Final carry bit is \( c_n \).
\end{itemize}
Addition Overflow (1/2)

Overflow occurs when arithmetic results in a number strictly larger than can fit in the predetermined number of bits.

- For unsigned integers, overflow is detected by $c_n$ being 1.
- For signed (i.e. twos-compliment) integers, overflow more interesting.

Example: Addition in 4 bits.

\[
\begin{array}{c}
1000 \quad \text{(carry bits)} \\
1101 \\
+ 0110 \\
\hline
10011 \\
\end{array}
\]

$\Rightarrow \quad c_n$ is 1. Overflow?
Overflow occurs when arithmetic results in a number strictly larger than can fit in the predetermined number of bits.

- For unsigned integers, overflow is detected by $c_n$ being 1.
- For signed (i.e. twos-compliment) integers, overflow more interesting.

**Example:** Addition in 4 bits.

\[
\begin{array}{c}
1000 \quad \text{(carry bits)} \\
1101 \\
+ \quad 0110 \\
\hline
10011
\end{array}
\quad \Rightarrow \quad c_n \text{ is 1. Overflow?}
\]

\[
\begin{array}{c}
-3 \\
+ \quad 6 \\
\hline
3
\end{array}
\Rightarrow \quad \text{No overflow}
\]

Discard last carry bit
Addition Overflow (2/2)

In twos-compliment when is there overflow?

- Most significant bit encodes a negative number in two’s compliment.
- If both operands are positive and $c_{n-1} \equiv 1$ then we have overflow.
- If one positive and one negative, overflow impossible. Their sum is always closer to zero than either of the operands.
- If both operands are negative and $c_n \equiv 1$ then we have overflow.

\[
\begin{array}{c}
1000 \Rightarrow \text{Overflow} \\
0101 \\
+0110 \\
1011
\end{array} 
\begin{array}{c}
1000 \\
+1000 \\
\hline
10000 \Rightarrow \text{Overflow} \\
+0110 \\
\hline
10011 \Rightarrow \text{No overflow}
\end{array}
\]

Overflow in two’s complement: $c_n \text{ XOR } c_{n-1}$.
n-bit Subtractor (1/2)

**n-bit subtractor:** Subtract two \( n \)-bit numbers.

- We want \( s = a - b \).
- Start with an \( n \)-bit adder.
- XOR \( b \) with a **control signal** for subtraction.
  - Signal is 1 for subtraction, 0 for addition.

XOR works as conditional inverter.

\[ A \oplus B \equiv C \quad \text{if (B) then } \overline{A} \equiv C \text{ else } A \equiv C. \]

\[
\begin{array}{c|c|c}
A & B & A \oplus B \equiv C \\
0 & 0 & 0 \\
0 & 1 & 1 \\
1 & 0 & 1 \\
1 & 1 & 0 \\
\end{array}
\]
n-bit Subtractor (2/2)

Control signal SUB acts as $c_0$.

- Recall: *signed negation*. Invert and add one.
- XOR does invert.
Outline

1. Combinational Circuits
2. Adders and Subtractors
3. MUX and DEMUX
4. Arithmetic Logic Units
Multiplexer

A multiplexer “mux” conditionally chooses among its inputs to set value of output.

- Uses control signal to control which input is chosen.
- Still no state, output depending only on inputs: input bits and control signal.

2-way multiplexer

\[
\begin{align*}
\text{If } s \equiv 0 & \text{ then } c \equiv a. \\
\text{If } s \equiv 1 & \text{ then } c \equiv b.
\end{align*}
\]

Notice actual value of \(a\) and \(b\) have no effect on decision.

\(0\) and \(1\) in multiplexer is not the value of \(a\) or \(b\) but the “index”.

"Index".
2-way Multiplexer

How to encode this “if-then” behaviour without actual conditionals?

\[ c \equiv MUX(a, b, s) \]
\[ \equiv s\bar{a}(b + \bar{b}) + sb(a + \bar{a}) \]
\[ \equiv s\bar{a} + sb \]

Note: \( X \cdot (Y + \bar{Y}) \) encodes “\( X \) independent of what the value of \( Y \) is”. 
4-way Multiplexer

\[ e \equiv MUX(a, b, c, d, S) \]
\[ \equiv s_1 s_0 a + s_1 s_0 b + s_1 \overline{s_0} c + s_1 s_0 d \]

The index of each input is now 0 through 3.

- Need 2 bits to choose among 4 inputs.
- Control signal’s **bit-width** is now 2.
Bit-width of input and output must match, but bit-width of control signal only determined by number of inputs to choose from.
Demultiplexer

Demultiplexer “demux” conditionally chooses among its outputs.

- Opposite of MUX.
- Un-selected outputs are set to 0.
Outline

1. Combinational Circuits
2. Adders and Subtractors
3. MUX and DEMUX
4. Arithmetic Logic Units
Arithmetic Logic Unit

- An **ALU** is a black-box type circuit which can do many *different* arithmetic or logic operations on its inputs.
  - Not many at one time, but selectively acts as many.

- Depending on the implementation can do addition, subtraction, multiplication, division, logical AND, logical OR, shifting, etc.

- Use a control signal to choose which operation to perform.

- Essentially a big collection of MUX and combinational blocks for each operation.
Simple ALU Circuit
Optimizing ALU

Remember, every additional gate increases delay and space. Instead, optimize via the normal four step process:

1. Generate a truth table,
2. Get canonical from truth table,
3. Simplify expression,
4. Make circuit.

Another option: programmable logic array.
A **programmable logic array** (PLA) directly implements a truth table/canonical disjunctive normal form.

- Each AND row is a truth table row.
- Each OR column is one output bit.
- Each $\oplus$ is a *programmable* (i.e. optional) join of the input to the circuit.
CS3350B Computer Organization
Chapter 2: Synchronous Circuits
Part 3: State Circuits

Alex Brandt

Department of Computer Science
University of Western Ontario, Canada

Thursday February 07, 2019
Outline

1 Digital Signals
2 The Clock
3 Flip-Flops and Registers
4 Finite State Machines
Digital Signals

We digitalize an analog (voltage) signal to encode binary.

- “High” voltage $\Rightarrow$ 1.
- “Low” voltage $\Rightarrow$ 0.

$$T' = \frac{1}{\text{freq.}} \approx 1\text{ns}$$
Transmitting Digital Signals

For our purposes:

- Transmission is continuous. There’s always something on the wire.
- Transmission/switching is effectively instantaneous.

![Diagram showing voltage levels and time intervals]

\[ T' = \frac{1}{\text{freq.}} \approx 1 \text{ns} \]
Grouping Signals To Encode Many Bits

$X_3 X_2 X_1 X_0$

$X_0$

$X_1$

$X_2$

$X_3$

$X$
Unfortunately for us, combinational circuits cause propagation delay.

- The more complex the circuit the longer the delay.
- Every gate adds some delay.
Problems with propagation delay:

- Inputs transmit (change) instantaneously, but output does not.
- When can the next circuit read the output and ensure it is getting the correct value?

**Synchronize** the circuits via a **clock**.
Outline

1. Digital Signals
2. The Clock
3. Flip-Flops and Registers
4. Finite State Machines
The clock is a digital signal which has a precise timing for switching between 1/0.

Synchronous circuits use the clock to sync their executions, decide when to read inputs/outputs.

⇔ Heartbeat of a synchronous system.
How to Synchronize

Circuits usually synchronize to the **rising edge** of the clock.

- The transition from 0 to 1.
- Depending on the system, can instead sync on the **falling edge**.
Clock Multipliers

We know that CPU and memory operate at different speeds. So how do they synchronize?

- One central clock used.
- Central clock is as slow as the slowest component.
- Faster components use a **clock multiplier**.

A clock multiplier multiplies the central clock frequency so that a component has many **internal cycles** for a single clock cycle of the entire system.

*Note:* this is simply a technicality of implementation. Generally, we still discuss speeds based on frequency the CPU experiences. Our old metrics still work as they always have.
Outline

1. Digital Signals
2. The Clock
3. Flip-Flops and Registers
4. Finite State Machines
Circuits that Remember

Sometimes values on a wire (i.e. a bit) cannot be maintained indefinitely on that wire. Values must change.

- Computer memory is circuits which *remember*.
- Circuits implement memory but are also used within other circuits to hold state.
  - Modular design.

**Flip-flop:** a circuit which implements a single bit of memory.

- All flip-flops based on a simple design: inputs, combined with current state, give next state.
- Essentially, the implementation of static RAM (SRAM).

**Register:** a storage for multiple bits of memory.
Edge-Triggered Flip-Flop

A flip-flop which looks at its input on the edge of clock.

- Rising edge or positive edge (usually), or
- Falling edge or negative edge.

This is a delay flip-flop
**D Flip-Flop**

*Delay flip-flop:* takes input and, with some delay, sets output equal to the input.

- Simplest (conceptually) flip-flop.
- Requires constant updating to maintain state.
- Grabs input on rising edge and outputs that until next clock cycle.
- Current state does not affect next state.

<table>
<thead>
<tr>
<th>D</th>
<th>Q</th>
<th>( Q_{next} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>-</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>-</td>
<td>1</td>
</tr>
</tbody>
</table>

Flip-flops usually produce next state and negation of next state simultaneously.
**T Flip-Flop**

**Toggle flip-flop:** if input is 1, toggle current state.

- Uses current state to determine next state.
- \( T \equiv 0 \Rightarrow \) “Hold”. Next state is same as current.
- \( T \equiv 1 \Rightarrow \) “Toggle”. Next state is opposite of current.

<table>
<thead>
<tr>
<th>( T )</th>
<th>( Q )</th>
<th>( Q_{next} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

\[ T \text{ Flip-Flop} \]

\[ \begin{array}{ccc}
T & Q & Q_{next} \\
0 & 0 & 0 \\
0 & 1 & 1 \\
1 & 0 & 1 \\
1 & 1 & 0 \\
\end{array} \]
SR Flip-Flop

Set-Reset flip-flop

- Two inputs, S (set), R (reset), synchronized by a clock.
- \( S \equiv 1 \Rightarrow \text{“Set”}. \) Next state is 1.
- \( R \equiv 1 \Rightarrow \text{“Reset”}. \) Next state is 0.
- \( S \equiv 0 \land R \equiv 0 \Rightarrow \text{“Hold”}. \)

<table>
<thead>
<tr>
<th>S</th>
<th>R</th>
<th>Q</th>
<th>( Q_{next} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>-</td>
<td>Q</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>-</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

Can **not** have both \( S \) and \( R \) set to 1...
SR Technicalities

We get undefined behaviour. This is weird and can destabilize the system.
**JK Flip-Flop**

**JK flip-flop**

- Two inputs, J (set), K (reset), synchronized by a clock.
- Same as SR except with toggle.
- \[ J \equiv 1 \land K \equiv 1 \Rightarrow \text{“Toggle”}. \]

<table>
<thead>
<tr>
<th>J</th>
<th>K</th>
<th>Q</th>
<th>( Q_{next} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>-</td>
<td>Q</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>-</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>-</td>
<td>( Q )</td>
</tr>
</tbody>
</table>
A register is just a collection of flip-flops.

- Technically, this is a *shift register*.
- \( n \)-bits \( \rightarrow \) \( n \) flip-flops.
- Clock pulse connected to all flip-flops.
- Can be encoded using any type of flip-flop.

This example is a *parallel in, parallel out* register.
PIPO Registers

Parallel In, Parallel Out Register: All inputs bits come in in parallel, and output bits get output in parallel.

- Most common.
- Input/output of each flip-flop is independent.
- Can be encoded using any type of flip-flop.
SIPO Registers

Serial In, Parallel Out Register: One input bit at a time, output all bits at once.
- Input bit moves through chain of flip-flops.
- Transitions at each clock.

This example uses D flip-flops.
- Sometimes it is useful to clear the entire register without waiting \( n \) cycles for \( n \) bits of data to shift out.
- Additional control signals can be used to set all flip-flops to 1 (\( S \)) or all flip-flops to 0 (\( R \)).
Serial In, Serial Out Register: A linear chain of flip-flops.
- Output of one flip-flop is the input of the next.
- One input bit and one output bit.
- Kind of like a conveyor belt of bits.

Parallel In, Serial Out Register: A linear chain of flip-flops + control circuits.
- Data loaded in parallel: \( n \) flip-flops load \( n \) bits at once.
- Data output in serial: Acts as SISO for output.
  - Output one bit at a time.
  - Bits are shifted one over on each output.
- Requires clock and additional write/shift control signal.
Timing a Flip-Flop

All gates/circuits introduce propagation delay.

For flip-flops this propagation delay is called **clk-to-q delay**.
Timing a Flip-Flop: Data Stability

Input to a flip-flop must have a stable value around the rising edge of the clock.

- Before the rising edge: **setup time**.
- After the rising edge: **hold time**.

Despite how it’s shown here, hold time is less than clk-to-q delay.
Putting it all Together: Accumulator

An accumulator: continually adds input value to its stored value.

- This doesn’t work.
- Would spin once per circuit’s propagation delay, not once per input.
- Need clock to **synchronize** reading from input.
Clocked Accumulator

- Insert register to store output.
- Only need to clock the register, not the combinational circuit.
- Clock on register determines when output of circuit actually gets stored.
Clock must be slow enough to include:

- Adder delay,
- Clk-to-q,
- Setup time.
Synchronous Circuits: Clock Frequency

\[
(\text{Max Clock Freq.})
\]

\[
\text{Min. Clock Period} = \text{Combinational Circuit Propagation Delay} + \text{Setup Time} + \text{Clk-To-Q}
\]
Delay of adder and shifter is very long.

- Forces clock cycle to be very long.
- Slows down other circuits in this synchronous system.
- Split add and shift into two different tasks.
- Insert register between to store results temporarily.
- **Increase clock frequency.**
General Synchronous Systems

- All systems follow a general pattern:
- A chain of logic circuit blocks, separated by registers, controlled by a single clock.
- Foreshadowing for MIPS pipeline.
Outline

1 Digital Signals
2 The Clock
3 Flip-Flops and Registers
4 Finite State Machines
We know **FSMs** from logic, formal languages, complexity.

- Each state of the machine is a node.
- Inputs trigger change of state and an output.
- This is a Mealy machine: outputs occur on transitions.
- Moore machines are equivalent.
  - Output is based on current state.
Finite State Machines: As Circuits

FSMs have three components: state, input, output.

- Just like synchronous circuit.
- Registers, input bits, output bits.
- Clock controls when inputs read ⇒ transitions.
- PS: present state, NS: next state.
Finite State Machines: Implementing The Logic

Next state and output is always just some Boolean combination of input and output. Use our normal 4-step process:

1. Build a truth table,
2. Get canonical form,
3. Simplify,

<table>
<thead>
<tr>
<th>PS</th>
<th>In</th>
<th>NS</th>
<th>Out</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>0</td>
<td>01</td>
<td>0</td>
</tr>
<tr>
<td>00</td>
<td>1</td>
<td>01</td>
<td>1</td>
</tr>
<tr>
<td>01</td>
<td>-</td>
<td>10</td>
<td>0</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>10</td>
<td>0</td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td>11</td>
<td>1</td>
</tr>
</tbody>
</table>

⇐⇒ FSM state diagram
Essentially every synchronous system can be modelled by an FSM. Would become absurdly large in most circumstances.

A valid design strategy for integrated circuits and specialized hardware includes:

1. Turn problem into FSM.
2. Turn FSM into truth table.
3. Turn truth table into circuit.

Full Example: An elevator-controlling circuit.