# Comprehensive Optimization of Parametric Kernels for Graphics Processing Units

Xiaohui Chen, Marc Moreno Maza and Ning Xie

University of Western Ontario, Canada

CASCON 2016 November 1st, 2016

Xiaohui Chen, Marc Moreno Maza and Ning Xie (UnivComprehensive Optimization of Parametric Kernels for CASCON 2016November 1st, 2016 1 / 31

Consider the following C program for reversing a one-dimensional array, whereas each thread can move one element of the input vector In to the corresponding position of the output vector Out.

```
int N, In[N], Out[N];
// Initializing
for (int i = 0; i < N; i++)
In[i] = i+1;
// Reversing the array In
for(int i = 0; i < N; i++)
Out[N-1-i] = In[i];</pre>
```



int N, In[N], Out[N];

// Initializing
for (int i = 0; i < N; i++)
In[i] = i+1;</pre>

int \*dev\_In, \*dev\_Out;

// Allocating memory spaces on the device
cudaMalloc((void \*\*) &dev\_In, (N)\*sizeof(int));
cudaMalloc((void \*\*) &dev\_Out, (N)\*sizeof(int));

// Copying the data from host to device cudaMemcpy(dev\_In, In, (N)\*sizeof(int), cudaMemcpyHostToDevice); cudaMemcpy(dev\_Out, out, (N)\*sizeof(int), cudaMemcpyHostToDevice);

// Launching the kernel dim3 dimBlock(32); dim3 dimGrid(N/32); kernel0 <<<dimGrid, dimBlock>>> (dev\_In, dev\_Out, N);

// Copying the data from device to host
cudaMemcpy(Out, dev\_Out, (N)\*sizeof(int), cudaMemcpyDeviceToHost);

// Freeing the memory spaces on the device
cudaFree(dev\_In);
cudaFree(dev\_Out);

The host code



#### The CPU-GPU co-processing programming

```
__global__ void kernel@(int *In, int *Out, int N) {
    int idx = blockIdx.x * 32|+ threadIdx.x;
    __shared__ int shared_In[32];
    if (idx < N) {
        shared_In[threadIdx.x] = In[idx];
        __syncthreads();
        Out[N-1-idx] = shared_In[threadIdx.x];
    }
}
```

#### The device code

< ロ > < 同 > < 三 > < 三 >

In popular projects (C-to-CUDA, PPCG, hiCUDA, CUDA-CHiLL),

- ▶ program parameters, like the number of threads per thread-block, and
- machine parameters, like the shared memory size,

are numerical values instead of unknown symbols.

- Muthu Manikandan Baskaran, J. Ramanujam and P. Sadayappan. Automatic C-to-CUDA code generation for affine programs. In *Proceedings of CC'10/ETAPS'10*, pages 244-263, Berlin, Heidelberg, 2010. Springer-Verlag.
- Sven Verdoolaege, Juan Carlos Juega, Albert Cohen, José Ignacio Gómez, Christian Tenllado and Francky Catthoor. Polyhedral parallel code generation for CUDA. ACM Transactions on TACO, 9(4):54, 2013.
- Tianyi D. Han and Tarek S. Abdelrahman. hiCUDA: A high-level directive based language for GPU programming. In Proceedings of Workshop on GPGPU-2, pages 52-61, 2009.
- Gabe Rudy, Malik Murtaza Khan, Mary Hall, Chun Chen and Jacqueline Chame. A programming language interface to describe transformations and code generation. In *Proceedings of LCPC'10*, pages 136-150, Berlin, Heidelberg, 2011. Springer-Verlag.

< ロト < 同ト < ヨト < ヨト

### Objectives

We allow the generated CUDA code to depend on machine and program parameters. At code generation time:

- those parameters are treated as unknown symbols, and
- the generated code is optimized in the form of a case discussion, based on the possible values of those parameters.

### Challenges

Non-linear polynomial expressions arise due to the symbolic parameters:

- techniques from symbolic computation support the necessary algebraic manipulation, but
- existing software tools for automatic code generation do not handle well non-linear polynomial expressions, say in dependence analysis or in computing schedules.

```
__global__ void kernel1(int *In, int *Out,
                           int N, int B) {
  int idx = blockIdx.x * B + threadIdx.x;
  // BLOCK_0 should be pre-defined as
  // a constant and be equal to B
  __shared__ int shared_In[BLOCK_0];
  if (idx < N) {
    shared In[threadIdx.x] = In[idx];
    __syncthreads();
    Out[N-1-idx] = shared In[threadIdx.x];
 }
}
dim3 dimBlock(B);
dim3 dimGrid(N/B):
kernel1 <<<dimGrid, dimBlock>>>
               (dev In. dev Out. N. B):
```

990

3

< ロト < 同ト < ヨト < ヨト

```
dim3 dimBlock(B);
dim3 dimGrid(N/B);
kernel1 <<<dimGrid, dimBlock>>>
(dev_In, dev_Out, N, B);
```

```
__global__ void kernel2(int *In, int *Out,
                               int N, int B) {
  int even idx = blockIdx.x*2*B+2*threadIdx.x;
  int odd idx = blockIdx.x*2*B+2*threadIdx.x+1;
  // BLOCK 0 should be pre-defined as
  // a constant and be equal to B
  __shared__ int shared_In[2*BLOCK_0];
  if (even idx < N && odd idx < N) {
    shared In[2*threadIdx.x] = In[even idx];
    shared In[2*threadIdx.x+1] = In[odd idx];
    syncthreads();
    Out[N-1-even_idx] = shared_In[2*threadIdx.x];
    Out[N-1-odd idx] =
            shared In[2*threadIdx.x+1];
  }
}
dim3 dimBlock(B):
dim3 dimGrid(N/(2*B));
kernel2 <<<dimGrid. dimBlock>>>
                   (dev In, dev Out, N, B);
```

< ロト < 同ト < ヨト < ヨト

```
__global__ void kernel1(int *In, int *Out,
                                                     __global__ void kernel2(int *In, int *Out,
                                 int N, int B) {
     int idx = blockIdx.x * B + threadIdx.x;
                                                       int even_idx = blockIdx.x*2*B+2*threadIdx.x;
     // BLOCK_0 should be pre-defined as
                                                       int odd idx = blockIdx.x*2*B+2*threadIdx.x+1;
     // a constant and be equal to B
                                                       // BLOCK 0 should be pre-defined as
     __shared__ int shared_In[BLOCK_0];
                                                       // a constant and be equal to B
     if (idx < N) {
                                                       __shared__ int shared_In[2*BLOCK_0];
                                                       if (even idx < N && odd idx < N) {
       shared In[threadIdx.x] = In[idx];
       __syncthreads();
                                                          shared In[2*threadIdx.x] = In[even idx];
       Out[N-1-idx] = shared_In[threadIdx.x];
                                                          shared In[2*threadIdx.x+1] = In[odd idx];
     }
                                                          syncthreads();
   }
                                                          Out[N-1-even idx] = shared In[2*threadIdx.x]:
                                                          Out[N-1-odd idx] =
   dim3 dimBlock(B);
                                                                  shared In[2*threadIdx.x+1];
   dim3 dimGrid(N/B):
                                                       }
                                                     }
   kernel1 <<<dimGrid, dimBlock>>>
                    (dev_In, dev_Out, N. B);
                                                     dim3 dimBlock(B):
                                                     dim3 dimGrid(N/(2*B));
                                                     kernel2 <<<dimGrid. dimBlock>>>
                                                                          (dev In, dev Out, N, B);
              C_1: \begin{cases} \text{or} & B \leq Z \\ 6 \leq R < 8 \end{cases}
                                                                   C_2: \begin{cases} and & 2B \leq Z \\ 8 \leq R \end{cases}
    Z: maximum number of shared memory words per SM.
    R: maximum number of registers per thread.
                                                                       ・ロト ・伺下 ・ヨト ・ヨト
Xiaohui Chen, Marc Moreno Maza and Ning Xie (UnivComprehensive Optimizatio<mark>n of Parametric Kernels for</mark>
                                                                            CASCON 2016November 1st, 2016
```

int N, int B) {

6 / 31

### 1 Generation of parametric CUDA kernels

- The MetaFork-to-CUDA code generator
- Experimentation

Comprehensive Optimization of Parametric Kernels

Conclusion and future work

- The MetaFork framework<sup>1</sup> performs program translations between CILKPLUS and OPENMP (both ways) targeting multi-cores.
- Extending C/C++: meta\_fork, meta\_join and meta\_for.

```
long fib (long n) {
                               long fib (long n) {
                                                                long fib (long n) {
 if (n < 2) return n:
                                 if (n < 2) return n:
                                                                 if (n < 2) return n:
                                                                 else if (n < BASE)
 else if (n < BASE)
                                 else if (n < BASE)
   return fib serial(n):
                                 return fib_serial(n);
                                                                  return fib serial(n):
 else {
                                 else {
                                                                 else {
   long x, y;
                                   long x, y;
                                                                   long x, y;
   x = cilk spawn fib(n-1):
                                   x = meta fork fib(n-1):
                                                                   #pragma omp task shared(x)
   y = fib(n-2);
                                   y = fib(n-2);
                                                                   x = fib(n-1);
   cilk sync;
                                   meta join;
                                                                   y = fib(n-2);
                                                                   #pragma omp taskwait
   return x+y;
                                   return x+y;
                                  }
                                                                   return x+y;
}
                                }
                                                                3
```

Original CilkPlus Intermediate MetaFork Translated OpenMP

<sup>1</sup>Xiaohui Chen, Marc Moreno Maza, Sushek Shekar, and Priya Unnikrishnan. MetaFork: A framework for concurrency platforms targeting multicores. In *Proceedings of IWOMP'14*, pages 30-44, 2014.

- The body of a meta\_schedule statement is a sequence of meta\_for loop nests and for loop nests. This body is converted to CUDA code
- Each meta\_for loop nest is turned into a kernel call;
- Grid and thread-block formats are deduced from the loop counter ranges of the meta\_for loop nest
- Tiling transformations can be done on each meta\_for loop nest and support non-linear expressions in index arithmetic.

```
int ub_v = (N - 2) / B;
meta_schedule {
  for (int t = 0; t < T; ++t) {
    meta_for (int v = 0; v < ub_v; v++)
    meta_for (int u = 0; u < B; u++) {
        int p = v * B + u;
        b[p+1] = (a[p] + a[p+1] + a[p+2])/3;
    }
    meta_for (int v = 0; v < ub_v; v++)
    meta_for (int u = 0; u < B; u++) {
        int w = v * B + u;
        a[w+1] = b[w+1];
    }
}
```

< ロト < 同ト < ヨト < ヨト



- The MetaFork-to-CUDA code generator<sup>2</sup> allows the automatic generation of kernels depending on parameters.
- This MetaFork-to-CUDA code generator modifies and extends PPCG<sup>3</sup>, a C-to-CUDA compilation framework.

<sup>2</sup>Publicly available at http://www.metafork.org/

<sup>3</sup>PPCG's original code is available at https://www.openhub.net/p/ppcg.ellowide is ava

Table: Speedup comparison between PPCG and MetaFork kernel code

Speedup (kernel)	Input size						
Thread-block size	2 <sup>23</sup>	2 <sup>24</sup>	2 <sup>25</sup>				
PPCG							
32	8.312	8.121	8.204				
MetaFork							
16	4.035	3.794	3.568				
32	7.612	7.326	7.473				
64	13.183	13.110	13.058				
128	19.357	19.694	20.195				
256	20.451	21.614	22.965				
512	18.768	18.291	19.512				

 Both MetaFork and PPCG generate CUDA code that uses a one-dimensional kernel grid and the shared memory.



Table: Speedup comparison between PPCG and MetaFork kernel code

Speedup (kernel)		Input size						
Thread-block size			ize					
kernel0, kernel1			el1	$2^{10} * 2^{10}$	$2^{11} * 2^{11}$			
PPCG								
32,	16	*	32	10.712	30.329			
MetaFork								
128,	4	*	4	3.063	15.512			
256,	4	*	4	3.077	15.532			
512,	4	*	4	3.095	15.572			
32,	8	*	8	10.721	37.727			
64,	8	*	8	10.604	37.861			
128,	8	*	8	10.463	37.936			
256,	8	*	8	10.831	37.398			
512,	8	*	8	10.416	37.840			
32,	16	*	16	14.533	54.121			
64,	16	*	16	14.457	54.034			
128,	16	*	16	14.877	54.447			
256,	16	*	16	14.803	53.662			
512,	16	*	16	14.479	53.077			

12 / 31

MetaFork and PPCG both generate two CUDA kernels: one with a 1D grid and one with a 2D grid, both using the shared memory.

Xiaohui Chen, Marc Moreno Maza and Ning Xie (UnivComprehensive Optimization of Parametric Kernels for CASCON 2016November 1st, 2016



```
// n * n matrices
// Program parameters: B0, b1, s
assert(BLOCK == min(B0, b1 * s));
int dim0 = n / B0, dim1 = n / (b1 * s);
meta schedule {
  meta for (int i = 0; i < dim0; i++)
    meta for (int j = 0; j < dim1; j++)
      for (int k = 0; k < n / BLOCK; ++k)
        meta for (int v = 0; v < B0; v++)
          meta for (int u = 0; u < b1; u++)
            // Each thread computes BLOCK*s outputs
            for (int w = 0; w < s; ++w) {
              int p = i * B0 + v;
              int a = i * b1 * s + w * b1 + u:
              for (int z = 0; z < BLOCK; z++)
                c[p][q] += a[p][BLOCK*k+z] * b[BLOCK*k+z][q];
            }
}
```

Sac

< □ > < □ > < □ > < □ > < □</p>

Table: Speedup factors obtained with kernels generated by PPCG and MetaFork with granularity, respectively, w.r.t. the serial C code with good data locality

Speedup (kernel)	Input size								
Thread-block size	$2^{10} * 2^{10}$		$2^{11} * 2^{11}$						
PPCG									
(16, 32)	109		105						
MetaFork with granularity									
	Granularity								
	2	4	2	4					
(16, 4)	95	128	90	119					
(32, 4)	128	157	125	144					
(64, 4)	111	145	105	132					
(8, 8)	131	151	126	146					
(16, 8)	164	194	159	188					
(32, 8)	163	187	158	202					
(64, 8)	94	143	104	135					

- イロト (同) (三) (三) (三) (の)()



### Generation of parametric CUDA kernels

## 2 Comprehensive Optimization of Parametric Kernels

- Comprehensive optimization: input and output
- Experimentation



Conclusion and future work





- Consider two machine parameters: the maximum number R<sub>1</sub> of registers per thread and the maximum number R<sub>2</sub> of threads per thread-block.
- The optimization strategy (w.r.t. register usage per thread) consists in reducing the work per thread via removing the 2-way loop unrolling.

$$C_{1}: \left\{ \begin{array}{ll} B_{0} \times B_{1} \leq R_{2} \\ 14 \leq R_{1} \end{array} \right\}$$

$$C_{1}: \left\{ \begin{array}{ll} B_{0} \times B_{1} \leq R_{2} \\ 14 \leq R_{1} \end{array} \right\}$$

$$C_{1}: \left\{ \begin{array}{ll} B_{0} \times B_{1} \leq R_{2} \\ 14 \leq R_{1} \end{array} \right\}$$

$$C_{1}: \left\{ \begin{array}{ll} B_{0} \times B_{1} \leq R_{2} \\ 14 \leq R_{1} \end{array} \right\}$$

$$C_{1}: \left\{ \begin{array}{ll} B_{0} \times B_{1} \leq R_{2} \\ 0 \leq R_{1} < 14 \end{array} \right\}$$

$$C_{1}: \left\{ \begin{array}{ll} B_{0} \times B_{1} \leq R_{2} \\ 10 \leq R_{1} < 14 \end{array} \right\}$$

$$C_{2}: \left\{ \begin{array}{ll} B_{0} \times B_{1} \leq R_{2} \\ 10 \leq R_{1} < 14 \end{array} \right\}$$

$$C_{2}: \left\{ \begin{array}{ll} B_{0} \times B_{1} \leq R_{2} \\ 10 \leq R_{1} < 14 \end{array} \right\}$$

$$C_{2}: \left\{ \begin{array}{ll} B_{0} \times B_{1} \leq R_{2} \\ 10 \leq R_{1} < 14 \end{array} \right\}$$

$$C_{2}: \left\{ \begin{array}{ll} B_{0} \times B_{1} \leq R_{2} \\ 10 \leq R_{1} < 14 \end{array} \right\}$$

$$C_{2}: \left\{ \begin{array}{ll} B_{0} \times B_{1} \leq R_{2} \\ 10 \leq R_{1} < 14 \end{array} \right\}$$

$$C_{2}: \left\{ \begin{array}{ll} B_{0} \times B_{1} \leq R_{2} \\ 10 \leq R_{1} < 14 \end{array} \right\}$$

$$C_{2}: \left\{ \begin{array}{ll} B_{0} \times B_{1} \leq R_{2} \\ 10 \leq R_{1} < 14 \end{array} \right\}$$

$$C_{2}: \left\{ \begin{array}{ll} B_{0} \times B_{1} \leq R_{2} \\ 10 \leq R_{1} < 14 \end{array} \right\}$$

$$C_{2}: \left\{ \begin{array}{ll} B_{0} \times B_{1} \leq R_{2} \\ 10 \leq R_{1} < 14 \end{array} \right\}$$

$$C_{2}: \left\{ \begin{array}{ll} B_{0} \times B_{1} \leq R_{2} \\ 10 \leq R_{1} < 14 \end{array} \right\}$$

$$C_{2}: \left\{ \begin{array}{ll} B_{0} \times B_{1} \leq R_{2} \\ 10 \leq R_{1} < 14 \end{array} \right\}$$

$$C_{2}: \left\{ \begin{array}{ll} B_{0} \times B_{1} \leq R_{2} \\ 10 \leq R_{1} < 14 \end{array} \right\}$$

$$C_{2}: \left\{ \begin{array}{ll} B_{0} \times B_{1} \leq R_{2} \\ 10 \leq R_{1} < 14 \end{array} \right\}$$

$$C_{2}: \left\{ \begin{array}{ll} C_{2}: \left\{ \begin{array}{ll} B_{0} \times B_{1} \leq R_{2} \\ 10 \leq R_{1} < 14 \end{array} \right\}$$

$$C_{2}: \left\{ \begin{array}{ll} C_{2}: \left\{ \begin{array}{ll} B_{0} \times B_{1} \leq R_{2} \\ 10 \leq R_{1} < 14 \end{array} \right\}$$

$$C_{2}: \left\{ \begin{array}{ll} C_{2}: \left\{ \begin{array}{ll} B_{0} \times B_{1} \leq R_{2} \\ 10 \leq R_{1} < 14 \end{array} \right\}$$

$$C_{2}: \left\{ \begin{array}{ll} C_{1}: \left\{ \begin{array}{ll} B_{1} \otimes B_{1} \\ C_{2}: \left\{ \begin{array}{ll} C_{1}: \left\{ B_{1} \otimes B_{1} \\ C_{2}: \left\{ \begin{array}{ll} C_{1}: \left\{ B_{1} \otimes B_{1} \\ C_{2}: \left\{ B_{1} \otimes B_{1} \\ C_{1}: \left\{ B_{1} \otimes B_{1} \\ C_{2}: \left\{ \begin{array}{ll} C_{1}: \left\{ B_{1} \otimes B_{1} \\ C_{2}: \left\{ C_{1}: \left\{ B_{1} \otimes B_{1} \\ C_{2}: \left\{ C_{1}: \left\{ B_{1} \otimes B_{1} \\ C_{1}: \left\{ C_{1}: \left\{ B_{$$

-1-1-1

and V1 (int we int wh

data M

Matrix addition written in C



- (S1) Tiling techniques, based on quantifier elimination (QE), are applied to the for loop nest in order to decompose the matrices into tiles of format  $B_0 \times B_1$ .
- (S2) The tiled MetaFork code is mapped to an intermediate representation (IR) say that of LLVM, or alternatively, to PTX code.
- (S3) Using this IR (or PTX) code, one can *estimate* the number of registers that a thread requires; thus, using LLVM IR on this example, we obtain an estimate of 14.
- (S4) Next, we apply the optimization strategy, yielding a new IR (or PTX) code, for which register pressure reduces to 10. Since no other optimization techniques are considered, the procedure stops.

- ${\scriptstyle \bullet}\,$  Consider a code fragment  ${\cal S}$  written in the C language.
- Let  $R_1, \ldots, R_s$  the *hardware resource limits* of the targeted hardware device.
- Let D<sub>1</sub>,..., D<sub>u</sub> and E<sub>1</sub>,..., E<sub>v</sub> be the data parameters and program parameters of S (i.e scalar variable read but not written in S)
- Let  $P_1, \ldots, P_t$  be *performance measures* of a program running on the device.
- ${\scriptstyle \bullet}\,$  Functions to evaluate hardware and performance counters of  ${\cal S}$
- Let O<sub>1</sub>,..., O<sub>w</sub> be strategies for optimizing resource consumption and performance; those are applied either to S or an IR (say PTX) of S.

Algebraic systems  $C_1, \ldots, C_e$  and corresponding programs  $K_1, \ldots, K_e$  such that

- (*i*) [constraint soundness] each  $C_1, \ldots, C_e$  is consistent
- (ii) [code soundness] each  $K_i$  is a faithful translation of S whenever  $C_i$  holds
- (iii) [coverage] for every run of S, there exists a  $K_i$  producing the same result (under the conditions given by  $C_i$ )
- (*iv*) [optimality] every  $K_i$  (under the conditions given by  $C_i$ ) optimizes at least one resource (performance) counter.



SOC

- Code optimization strategies: reducing register pressure, controlling thread granularity, caching data in local/shared memory and common sub-expression elimination.
- Two resource counters: register usage per thread and amount of cached data per thread-block.



- After all cases in the discussion are obtained, the running time is estimated for each kernel call
- ➤ To do so, we execute the Control Flow Graph (CFG) of the body of meta\_schedule for-loop nest, say W<sub>B</sub>.
- Note that  $W_B$  may depend on the program parameters  $s, B, B_0, B_1, \ldots$
- · Hence, we perform several runs of the CFG and use polynomial interpolation
- $\blacktriangleright$  We estimate the number  $B_{\rm active}$  of active blocks for the application. and use the following formula

$$T_{\text{estimate}} = \Sigma_{\text{kernels}} \frac{B_{\text{available}}}{B_{\text{active}}} W_B.$$

- Ideally, we should be using the MWP-CWP model (more on this at CASCON) but we do not have access the CUDA IR.
- In fact, our estimate is essentially based on occupancy.
- This is good for simple kernels, but does not take into overlaps between CPU time and memory access time, whereas MWP-CWP does.

We use the same machine parameters as the MWP-CWP model

- *R<sub>B</sub>* register per threads
- $Z_B$  shared mem per block
- $T_B$  maximum number of threads per block
- +  $B_{\rm SM}$ , maximum number of blocks per SM
- +  $W_{\rm SM}$ , maximum number of warps per SM
- ${\scriptstyle \bullet}~{\rm SM},$  the number of SMs on the device.
- U time for one memory transaction between global and local memories.

Integrating the MWP-CWP into our framework would be easy as soon as we have access to CUDA IR.

This is how we compute the number  $B_{\rm active}$  of active blocks for the application.

B\*B\_SM < 32\*W\_SM, R\*B\*B\_SM\*T\_B < R\_B, Z\*B\_SM<Z\_B =>
#active blocks = B\_SM

32\*W\_SM < B\*B\_SM, 32\*W\_SM\*R\*T\_B < R\_B, 32\*W\_SM\*Z<Z\_B\*B ==> #active blocks = 32\*W\_SM/B

R\_B < R\*B\*B\_SM\*T\_B, R\_B < T\_B\*R\*32\*W\_SM, R\_B\*Z<T\_B\*R\*B\*Z\_B ==>
#active blocks = (R\_B/T\_B\*R\*B)

where

- R is the measured number of registers per thread
- Z is the measured amount of words stored in local/shared memory per thread-block.

Noto that Z dopped on the program parametric Kernels for CASCON 2016November 1st, 2016 24 / 31 Xiaohui Chen, Marc Moreno Maza and Ning Xie (UnivComprehensive Optimization of Parametric Kernels for CASCON 2016November 1st, 2016 24 / 31 To summarize:

- When the comprehensive optimization starts, "natural" constraints imposed:
  - · Initial constraints for 1D kernel: matrix vector

[1 <= B, B < T\_B, 1 <= s, s <= 8, s\*B <= ℕ]

Initial constraints for 2D kernel:

[1 <= B0, 1 <= B1, B0\* B1 <= T\_B,

1 <= s, s <= 8, B0 <= N, B1 <= N, s <= B1, B = B0\*B1]

- As case discussion progresses, new constraints are added so as to guarantee program correctness
- last step, the running time is estimated nad run time data is generated  $\mathcal{T}_{\rm estimate}$
- At run time, when machine parameters are known,  $T_{estimate}$  is used as an objective function to select the best values for the program parameters;

About the prototype:

- ${\scriptstyle \bullet}\,$  Written mostly in  ${\rm MAPLE},$  thus interpreted
- the CFG executer is an interpreter written in  $\operatorname{MAAPLE}$
- ▶ many interruptions: calls to LLVM, PPCG, file handling.
- However, the run-time goes fast, as desired.

```
meta schedule cache(a, c) {
                                                            meta for (int i = 0; i < dim; i++)</pre>
                                                               meta for (int j = 0; j < B; j++)</pre>
                    First case
                                                                  for (int k = 0; k < s; ++k) {
                                                                    int x = (i*s+k)*B+j;
  2sB \leq Z_B
   4 < R_P
                                                                    int y = N-1-x;
strategies (1) (4a) (3a) (2) (2) applied
                                                                    c[y] = a[x];
                                                                  }
                                                         }
                                                         meta_schedule cache(a, c) {
                  Second case
                                                            meta for (int i = 0; i < dim; i++)</pre>
\begin{cases} 2B \le Z_B < 2sB \\ 3 \le R_P \end{cases}
                                                               meta_for (int j = 0; j < B; j++) {</pre>
                                                                  int x = i * B + j;
strategies (1) (3b) (4a) (3a) (2) (2) applied
                                                                  int y = N-1-x;
                                                                 c[y] = a[x];
\begin{cases} 2B \le Z_B < 2sB \\ 3 < R_B < 4 \end{cases}
                                                               3
                                                          }
strategies (2) (2) (3b) (1) (4a) (3a) applied
                   Third case
                                                         meta schedule {
                                                            meta for (int i = 0; i < dim; i++)</pre>
\begin{cases} Z_B < 2B \\ 3 < R_P \end{cases}
                                                               meta_for (int j = 0; j < B; j++) {</pre>
                                                                  int x = i * B + j;
strategies (1) (3b) (2) (2) (4b) applied
                                                                  int y = N-1-x;
                                                                 c[y] = a[x];
  Z<sub>B</sub> < 2B
3 < R<sub>B</sub> < 4
                                                              }
                                                         }
strategies (2) (2) (3b) (1) (4b) applied
```

Xiaohui Chen, Marc Moreno Maza and Ning Xie (UnivComprehensive Optimization of Parametric Kernels for CASCON 2016November 1st, 2016 26 / 31

```
int T, N, s, B, dim = (N-2)/(s*B);
int a[2*N];
for (int t = 0; t < T; ++t)
  meta schedule {
    meta for (int i = 0; i < dim; i++)</pre>
      meta_for (int j = 0; j < B; j++)</pre>
        for (int k = 0; k < s; ++k) {
          int p = i * s * B + k * B + i:
          int p1 = p + 1;
          int p2 = p + 2;
          int np = N + p;
          int np1 = N + p + 1;
          int np2 = N + p + 2;
          if (t % 2)
            a[p1] = (a[np] + a[np1] + a[np2]) / 3;
          else
            a[np1] = (a[p] + a[p1] + a[p2]) / 3;
          }
}
```

- CSE strategy is applied successfully for all cases.
- Post-processing is needed for calculating the total amount of required shared memory per thread-block, due to the fact that array a has multiple accesses and that each access has a different index.

#### First case

Second case

#### Third case

```
2sB + 2 \leq Z_B
   9 < R_{R}
(1) (4a) (3a) (2) (2) applied
for (int t = 0; t < T; ++t)
 meta_schedule cache(a) {
   meta_for (int i = 0; i < dim; i++)</pre>
     meta_for (int j = 0; j < B; j++)</pre>
        for (int k = 0; k < s; ++k) {
          int p = j+(i*s+k)*B;
          int t16 = p+1;
          int t15 = p+2;
          int p1 = t16;
          int p2 = t15;
          int np = N+p;
          int np1 = N+t16;
          int np2 = N+t15;
          if (t % 2)
            a[p1] = (a[np]+a[np1]+a[np2])/3;
          else
            a[np1] = (a[p]+a[p1]+a[p2])/3;
        3
 3
```

```
 \left\{ \begin{array}{l} 2B+2 \leq Z_B < 2sB+2 \\ 9 \leq R_B \\ (1) \mbox{(3b)} \mbox{(4a)} \mbox{(3a)} \mbox{(2)} \mbox{(2)} \mbox{applied} \end{array} \right.
```

```
for (int t = 0; t < T; ++t)
 meta_schedule cache(a) {
    meta_for (int i = 0; i < dim; i++)</pre>
      meta_for (int j = 0; j < B; j++) {</pre>
        int p = i*B+j;
        int t20 = p+1;
        int t19 = p+2;
        int p1 = t20;
        int p2 = t19;
        int np = N+p;
        int np2 = N+t19;
        int np1 = N+t20;
        if (t % 2)
          a[p1] = (a[np]+a[np1]+a[np2])/3;
        else
          a[np1] = (a[p]+a[p1]+a[p2])/3;
      3
```

```
Z_B < 2B + 2
   9 < R_B
(1) (3b) (2) (2) (4b) applied
for (int t = 0; t < T; ++t)
  meta_schedule {
    meta_for (int i = 0; i < dim; i++)</pre>
      meta_for (int j = 0; j < B; j++) {</pre>
        int p = j + i * B;
        int t16 = p+1;
        int t15 = p+2;
        int p1 = t16;
        int p2 = t15;
        int np = N+p;
        int np1 = N+t16;
        int np2 = N+t15;
        if (t % 2)
          a[p1] = (a[np]+a[np1]+a[np2])/3;
        else
          a[np1] = (a[p]+a[p1]+a[p2])/3;
      }
  3
```

イロト イロト イヨト イ

nac

First case

Second case

Third case

#### $sB_0B_1 + sBB_1 + B_0B < Z_B$ $Z_B < B_0 B_1 + B B_1 + B_0 B$ $B_0B_1 + BB_1 + B_0B \le Z_B$ $Z_B < sB_0B_1 + sBB_1 + B_0B$ $8 \le R_B$ $9 < R_P$ 8 < R<sub>P</sub> (1) (4a) (3a) (2) (2) applied (1) (3b) (2) (2) (4b) applied (1) (3b) (4a) (3a) (2) (2) applied $\int Z_B < B_0 B_1 + B B_1 + B_0 B$ $B_0B_1 + BB_1 + B_0B \le Z_B$ $Z_B < sB_0B_1 + sBB_1 + B_0B$ $8 \le R_B < 9$ $8 < R_B < 9$ (2) (2) (3b) (1) (4b) applied (2) (2) (3b) (1) (4a) (3a) applied meta\_schedule cache(a, b, c) { meta\_schedule cache(a, b, c) { meta\_schedule { meta\_for (int v0 = 0; v0 < dim0; v0++)</pre> meta\_for (int v0 = 0; v0 < dim0; v0++)</pre> meta\_for (int v0 = 0; v0 < dim0; v0++)</pre> meta\_for (int v1 = 0; v1 < dim1; v1++)</pre> meta\_for (int v1 = 0; v1 < dim1; v1++)</pre> meta\_for (int v1 = 0; v1 < dim1; v1++)</pre> for (int w = 0: $w < \dim$ : w++) for (int w = 0; $w < \dim; w++$ ) for (int w = 0; $w < \dim; w++$ ) meta for (int u0=0; u0<B0; u0++)</pre> meta for (int u0=0: u0<B0: u0++)</pre> meta for (int u0=0: u0<B0: u0++) meta for (int u1=0; u1<B1; u1++) meta for (int u1=0; u1<B1; u1++)</pre> meta for (int u1=0; u1<B1; u1++) for (int k = 0; k < s; ++k) { int i = v0\*B0+u0: int i = v0\*B0+u0; int i = v0\*B0+u0: int i = (v1\*s+k)\*B1+u1: int i = v1\*B1+u1: int i = v1\*B1+u1: for (int z = 0; z < B; z++) { for (int z = 0; z < B; z++) { for (int z = 0; z < B; z++) { int p = B\*w+z: int p = B\*w+z: int p = B\*w+z: c[i\*N+i] = c[i\*N+i] +c[i\*N+i] = c[i\*N+i] +c[i\*N+i] = c[i\*N+i] +a[i][p] \* b[p][i]: a[i][p] \* b[p][i]: a[i][p] \* b[p][i]: } 3 3 3 3

Xiaohui Chen, Marc Moreno Maza and Ning Xie (UnivComprehensive Optimization of Parametric Kernels for CASCON 2016November 1st, 2016 29 / 31



Comprehensive Optimization of Parametric Kernels

### Conclusion and future work

Ξ

- $\blacktriangleright$  We have shown how, from an annotated C/C++ program, parametric CUDA kernels could be optimized.
- These optimized parametric CUDA kernels are organized in the form of a case discussion, where cases depend on the values of machine parameters (e.g. hardware resource limits) and program parameters (e.g. dimension sizes of thread-blocks).
- ${\scriptstyle \bullet}$  Our preliminary implementation uses  $\rm LLVM,\ MAPLE$  and PPCG;
- it successfully processes a variety of standard test-examples. In particular, the computer algebra portion of the computations is not a bottleneck.