

# Ten Ways to Waste a Parallel Computer

# Kathy Yelick

#### NERSC Director, Lawrence Berkeley National Laboratory EECS Department, UC Berkleey





## Moore's Law is Alive and Well



Data from Kunle Olukotun, Lance Hammond, Herb Sutter, Burton Smith, Chris Batten, and Krste Asanoviç





# But Clock Frequency Scaling Has Been Replaced by Scaling Cores / Chip



Data from Kunle Olukotun, Lance Hammond, Herb Sutter, Burton Smith, Chris Batten, and Krste Asanovic





# Performance Has Also Slowed, Along with Power (the Root Cause of All This)



Data from Kunle Olukotun, Lance Hammond, Herb Sutter, Burton Smith, Chris Batten, and Krste Asanoviç





# This has Also Impacted HPC System Concurrency

Sum of the # of cores in top 15 systems (from top500.org)



Exponential wave of increasing concurrency for forseeable future!

1M cores sooner than you think!





# **New World Order**

- Goal: performance through parallelism
- Power is overriding hardware concern:
  - Power density limits clock speed
  - Handheld devices limited by battery life
  - HPC systems may be >100 MW in 10 years
- Performance is now a software concern
- How can we lose performance and therefore lose the case for parallelism?





### **#1: Build Systems with** Insufficient Memory Bandwidth

Memory Bandwidth Starvation

"Multicore puts us on the wrong side of the memory wall. Will CMP ultimately be asphyxiated by the memory wall?" --Thomas Sterling

- Simple double buffering model uses only
  - Time to fill up all on-chip memory memory size / bandwidth
  - Time to compute on all on-chip data

memory size bytes \* *algorithmic intensity* / ops-per-sec







Nothing new, except

a chip (aggregate) is

that ops-per-sec on

# #1: Build Systems with Insufficient Memory Bandwidth

- Under some assumptions about scaling over time
- Can determine for a given algorithm class (constants matter!) when you are bandwidth-limited



Technology to solve this problem if there is market pressure







Nearest-neighbor 7point stencil on a 3D array

#### Use Autotuning! Write code generators and let computers do tuning



# **#3: Ignore Little's Law**

Little's Law: required concurrency = bandwidth \* latency #outstanding\_memory\_fetches = bandwidth\* latency



NERSC application benchmarks Shalf et al

- Experiment: Running on a fixed number of cores
  - 1 core per socket vs 2 cores per socket
- Only 10% performance drop from sharing (halving) bandwidth







## **7 Point Stencil Revisited**



 Cell and GTX280 are notable for both performance and energy efficiency



Joint work with Kaushik Datta, Jonathan Carter, Shoaib Kamil, Lenny Oliker, John Shalf, and Sam Williams



# Why is the STI Cell So Efficient?



- Unit stride access is as important as cache utilization on processors that rely on hardware prefetch
  - Tiling in unit stride direction is counter-productive: improves reuse, but kills prefetch effectiveness
- Software controlled memory gives programmers more control
  - Spend bandwidth on what you use; bulk moves (DMA) hide latency





# #4: Turn Functional Problems into Performance Problems

• Fault resilience introduces inhomogeneity in execution rates (error correction is not instantaneous)



## **#5: Over Synchronize Applications**

#### **Computations as DAGs**

View parallel executions as the directed acyclic graph of the computation



# **Cholesky using PLASMA**

Nested fork-join parallelism (e.g., Cilk, TBB)



### •Arbitrary DAG scheduling (e.g., PLASMA,



# SuperMatrix)



Slide source: Jack Dongarra 15



# **DAG Scheduling Outperforms Bulk-Synchronous Style**



#### UPC on partitioned memory



- UPC LU factorization code adds cooperative (nonpreemptive) threads for latency hiding
  - New problem in partitioned memory: allocator deadlock
  - Can run on of memory locally due tounlucky execution order





PLASMA by Dongarra et al; UPC LU joint with **Parray Husbands** 



### **#6: Over Synchronize Communication**

• Use a programming model in which you can't utilize bandwidth or "low" latency





Joint work with Berkeley UPC Group



# Sharing and Communication Models: Two-sided vs One-sided Communication



- Two-sided message passing (e.g., MPI) requires matching a send with a receive to identify memory address to put data
  - Wildly popular in HPC, but cumbersome in some applications
  - Couples data transfer with synchronization
- Using global address space decouples synchronization
  - Pay for what you need!
  - Note: Global Addressing ≠ Cache Coherent Shared memory





Joint work with Dan Bonachea, Paul Hargrove, Rajesh Nishtala and rest of UPC group



### **3D FFT on BlueGene/P**





Joint work with Rajesh Nishtala, Dan Bonachea, Paul Hargrove,and rest of UPC group



# **#7: Run Bad Algorithms**

# •Algorithmic gains in last decade have far outstripped Moore's Law

- -Adaptive meshes rather than uniform
- -Sparse matrices rather than dense
- –Reformulation of problem back to basics



#### •Example of canonical "Poisson" problem on n points:

-Dense LU: most general, but  $O(n^3)$  flops on  $O(n^2)$  data -Multigrid: fastest/smallest, O(n) flops on O(n) data





Performance results: John Bell et al



# **#8: Don't Rethink Your Algorithms**

- Consider Sparse Iterative Methods
  - Nearest neighbor communication on a mesh
  - Dominated by time to read matrix (edges) from DRAM
  - And (small) communication and global synchronization events at each step
    - Can we lower data movement costs?
- Take *k* steps "at once" with one matrix read from DRAM and one communication phase
  - Parallel implementation
  - O(log p) messages vs. O(k log p)
    - Serial implementation
  - O(1) moves of data moves vs. O(k)
- Performance of A<sup>k</sup>x operation relative to Ax and upper boun
  - Runs up to 5x faster on SMP



Joint work with Jim Demmel, Mark Hoemman, Marghoob Mohiyudd**iN** 





### **But the Numerics have to Change!**



# **#9: Choose "Hard" Applications**

**Examples of such systems include** 

- Elliptic: steady state, global space dependence
- Hyperbolic: time dependent, local space dependence
- Parabolic: time dependent, global space dependence
  Global vs Local Dependence
  - Global means either a lot of communication, or tiny time steps: hard to scale well in parallel
  - Local limits communication, e.g., nearest neighbor

**Global dependencies are inherent in some problems** 

 E.g., incompressible fluids like blood flow (games and medicine), ocean dynamics (climate), …





# **#10: Use Heavy-Weight Cores Optimized for Serial Performance**



- Power5 (Server)
  - 389 mm<sup>2</sup>
  - 120 W @ 1900 MHz
- Intel Core2 sc (Laptop)
  - $130 \text{ mm}^2$
  - 15 W @ 1000 MHz
- PowerPC450 (BlueGene/P)
  - 8 mm<sup>2</sup>
  - 3 W @ 850 MHz
- Tensilica DP (cell phones)
  - 0.8 mm<sup>2</sup>
  - 0.09 W @ 650 MHz

•Each core operates at 1/3 to 1/10th efficiency of largest chip, but you •can pack 100x more cores onto a chip and consume 1/20 the power!



John Shalf and the rest of the Green Flash team



# **Green Flash Summary**

- We propose a new approach to scientific computing that enables transformational changes for science
  - Choose the science target first (climate in this case)
  - **Design systems for applications** (rather than the reverse)
  - Design hardware, software, algorithms together using hardware emulation (*RAMP*) and *auto-tuning*





John Shalf and the rest of the Green Flash team



### A Short List of x86 Opcodes that **Science Applications Don't Need!**

mnemonic	op1	<u>op2</u>	<u>op3</u>	<u>op4</u>	<u>iext</u>	<u>pf</u>	<u>r</u> po	<u>50 0</u>	proc	<u>st</u>	<u>m 1</u>	<u>z</u> :	tested f	modif f	<u>def f</u>	undef f	<u>f</u> values	description, notes
AAA	AL	Ъ.X					37					Π	<b>a</b>	oszapc	a.c	052.p.		ASCII Adjust After Addition
AAD	AL	Ъ.Х					D 5	0A				Π		oszapc	5z.p.	0a.c	:	ASCII Adjust AX Before Division
AAM	AL	AN					D4	0 A O				Π		oszapc	ss.p.	0a.c	:	ASCII Adjust AX After Multiply
AAS	AL	AN					зг					$^{++}$	<b>a</b>	oszapc	<b>a</b> .c	05z.p.		ASCII Adjust AL After Subtraction
ADC	r/m8	<b>1</b> 8				$\square$	10	г				L	c	ossapc	oszapc			Add with Carry
ADC	r/m16/32/64	r15/32/54				$\vdash$	11	r				L	c	oszapc	oszapc			Add with Carry
ADC	<b>r</b> 8	r/m8				$\vdash$	12	г			+	++	c	oszapc	oszapc			Add with Carry
ADC	r16/32/64	r/m16/32/64				$\vdash$	13	г			+	Ħ	c	oszapc	oszapc			Add with Carry
ADC	AL	imm8				$\vdash$	14				+	$^{++}$	c	oszapc	oszapc			Add with Carry
ADC	rax	imm15/32				$\vdash$	15				+	Ħ	c	oszapc	oszapc			Add with Carry
ADC	r/m8	imm8				++	80	2			+	L	c	ossapc	oszapc			Add with Carry
ADC	r/m16/32/64	imm16/32				++	81	2		$\vdash$	+	L	c	0524pc	0522pc			Add with Carry
ADC	r/m8	imm8				++	82	2		$\vdash$	+	L	c	0524DC	0524DC			Add with Carry
ADC	r/m16/32/64	imm8				++	83	2		$\vdash$	+	L	c	0524DC	0524DC			Add with Carry
ADD	r/m8	<b>1</b> 8				++	00	I		$\vdash$	+	L		052400	052400			844
ADD	r/m16/32/64	r15/32/54				++	01			$\vdash$	+	L		052400	052400		+	844
ADD	x8	7/m8				$\vdash$	02			$\vdash$	+	╇		o searc	o seanc			24d
ADD	x16/32/64	r/m15/22/54				++	0.2			$\vdash$	+	╈		oonapc	o seanc			244
ADD	BT	17 m207 027 01		<u> </u>		++	04	-		$\vdash$	+	┼┼						244
200		imm 16/22		<u> </u>		++	0.5			$\vdash$	+	┼┼						244
ADD		inn 2		<u> </u>		++	80	- 0		$\vdash$	+	+		osaape	05sapc			144
300	2/110	inano				$\vdash$	00	- 0		$\vdash$	+	+		05sapc	05sapc			233
ADD	2/110/ 52/ 64	110110/ 32				$\vdash$	01	- 0		$\vdash$	+	+		05sapc	05% apc			333
ADD	r/mo	110000				$\vdash$	02	0		$\vdash$	+	1-		ossapc	ossapc			
	r/m16/32/64	170200					83	- 0		$\vdash$	+	╨		ossapc	ossapc			
ADDPD	xanan.	xmm/ m128			55e2	66 U	r 58	I	P4+	$\vdash$	+	++						Add Packed Double-IP Values
ADDPS	xmm.	xmm/m128			ssel		r 58	г	P3+	$\vdash$	+	++						Add Packed Single-IP Values
ADDSD	xanan.	хллл√ть54			55e2	F2 0	F 58	I	P4+	$\vdash$	+	++						Add Scalar Double-IP Values
ADDSS	xmm	xmm/m32			ssel	F3 0	F 58	г	P3+	$ \downarrow \downarrow$	+	++						Add Scalar Single-FP Values
ADDSUBPD	xmm	xmm/m128			55e3	66 0	F DO	г	P4++	$\square$	+	11						Packed Double-FP Add/Subtract
ADDSUBPS	xmm	xmm/m128			55e3	F2 0	F DO	г	P4++	$ \downarrow \downarrow$		$\square$						Packed Single-FP Add/Subtract
ADX	AZ.	AN	imm8			$\square$	D5			$\square$		$\square$		ossapc	5¤.p.	0a.c	:	Adjust AX Before Division
ALTER						54			P4+	υ <mark>1</mark>								Alternating branch prefix (used only with Jcc instructions)
AVIX	AL	AN	imm8				D4					Π		oszapc	5z.p.	0a.c	:	Adjust AX After Multiply
AND	r/m8	<b>1</b> 8					20	r				L		ossapc	osz.pc	a	0	Logical AND
AND	r/m16/32/64	r15/32/54					21	I				L		oszapc	052.pc	a	0	Logical AND
AND	<b>r</b> 8	r/m8					22	г				Π		ossapc	05%.pc	a	0	Logical AND
AND	r16/32/64	r/m16/32/64					23	г				$\square$		oszapc	052.pc	a	0	Logical AND
AND	AL	imm8				$\vdash$	24					Ħ		oszapc	052.pc	a	0	Logical AND
AND	rax	imm15/32				$\vdash$	2.5				+	Ħ		oszapc	05z.pc	a	0	Logical AND
AND	r/m8	imm8				++	80	4			+	L		ossapc	05z.pc	a	0	Logical AND
AND	r/m16/32/64	imm16/32				++	81	4			+	L		ossapc	05g.pc	a	0	Logical AND
AND	r/m8	imm8				$\vdash$	82	4			+	L		0522pc	05g.pc	a	0	Logical AND
AND	r/m16/32/64	imm8				++	83	4	03+	$\vdash$	+	L		0524DC	052.DC	a	0	Logical AND
ANDNPD	xanan.	xmm/m128			sse2	66 0	F 55	F	P4+		+	+		-				Bitwise Logical AND NOT of Packed Double-FP Values
ANDNPS	2011	xmm/m128			ssel		F 55	T	P3+		+	++						Bitwise Logical AND NOT of Packed Single-IP Values
ANDPD	XITUTI.	xmm/m128			55e2	66 0	F 54	T	P4+	+	+	++						Bitwise Logical AND of Packed Double-FP Values
ANDPS	HOLD IN THE REAL PROPERTY OF T	xmm/m128			ssel		F 54		P3+	$\vdash$	+	++						Bitwise Logical AND of Packed Single-FP Values
1 4 60.5	The second s	110	200	1								4	the	root of	the C		, EI-	ah taam
11	168	Berkelev Pa	rLab		JC	лп	1.0	ווכ	all	d	U I	u	uie	IESI OI	the G	ieel		

### More Wasted Opcodes

	CUTPS2PI	πm.	xmm/m54		-					
	CUTSD2SI	r32/64	xmm/m54							
	CVTSD2SS	xmm.	хлап√т64					TYCH A	20	ST-i
_	CVTS I 2 SD	xmm	r/m32/64			-1-15/02/54		PACHY	51	511
CMO	CVTS1255	xmm	r/m32/64		 ×16/32/64	r/m15/32/54		FXCH 4	SI	STi
CMO	CVTSS2SD	xmm.	xmm/m32		r16/32/64	r/m15/32/54		FXCH7	SI	STi
CMIP	CUTSS2SI	r32/64	xman / m32		 r/m8	<b>1</b> 8		FXCH7	SI	STi
CMP	CVTTPD2DQ	жлал.	xmm/m128		r/m15/32/54	r15/32/54		FXRSTOR	SI	ST1
CMP	CUTTPD2P I	πm.	xmm/m128	_	18	r/m8		FYRSTOR	50	501
CMP	CUTTPS2DQ	xanan.	xmm/m128		r15/32/54	r/m15/32/54		THEFT	- 540	
CMP	CUTTPS2PI	πm.	xmm/m64		AL	imm8		TASAUL	m512	51
CMP	COTTSD2SI	x32/64			rAX	imm16/32		FXSAVE	m512	ST
CMP	armmonoor.	202/01	/ 00		r/m8	imm8		FXTRACT	SI	
CMP	001135251	r52/64	xmm/ m32		r/m15/32/54	imm15/32		FYL2X	ST1	ST
CMP	CWD	DX	AX		r/m8	imm8				
CMP	cwo	DX	AX		r/m16/32/64	imm8		FYL2XP1	STI	ST
CMP	CDQ	EDX	EAX		xmm.	xmm/m128	imm8	G3	GS	
CMP	CQO	RDX	RAX		жттт.	xmm/m128	imm8	HADDPD	HETTERN.	xmm/m128
CMP	CWDE	EAX	AX		m8	m8		HADDPS	xanan.	xmm/m128
CMP	DAA	AL			mθ	712 8		HL.T		
CMP	DAS	AL			m16	mlő		HSUBPD	2000	xmm/m128

# •We only need 80 out of the nearly 300 ASM instructions in the x86 instruction set!

- •Still have all of the 8087 and 8088 instructions!
- •Wide SIMD Doesn't Make Sense with Small Cores
- •Neither does Cache Coherence
- •Neither does HW Divide or Sqrt for loops
  - •Creates pipeline bubbles
  - •Better to unroll it across the loops (like IBM MASS libraries)

•Move TLB to memory interface because its still too huge (but still get precise exceptions from segmented protection on each core)



ARPL

BSF

BSR

BSWAR

BT

BT

BTC

BTC

BTR

BTR

BTS

втз

CALL

CALL

CALL

CALL

CALLF

CALLF

св₩

св₩

CWDE CDOE

CDQ

CLC CLD CLFLUSH

CL I CLT3

смс

CMOVB

CMOVC

CMOVBE

CMOUNA

CMOVL

CMOUNGE

CMOVLE

CMOUNG

CMOUNTB

CMOVAE

CMOVARC

CMOVA

CMOUNL

CMOVGE CMOVNLE

CMIONZG

CMOUNBE

CMOUNAE

BOUND

r/ml6

**r16/**32

r16/32/64

x16/32/64

r16/32/64

r/m15/32/54

r/m16/32/64

r/m16/32/64

r/m16/32/64

r/m16/32/64

r/m16/32/64

r/m16/32/64

r/m16/32/64

rel15/32

r/m16/32

ptr16:16/32

re132

r/m64

m16: 16

AN

AN

EAX

RAX

EDX

m8

CRO

r16/32

r16/32,

r16/32

r16/32, r16/32,

r16/32,

r16/32

r 16

r/m15/32/54

r/m15/32/54

r15/32/54

r15/32/54

r15/32/54

r16/32/64

imm8

imm8

imm8

imm8

m15/32515/32 eFlags

_			
	INT 0	eFlags	
	INVD		
/	INVLPG	m	

# Green Flash Strawman System Design In 2008

We examined three different approaches:

- AMD Opteron: Commodity approach, lower efficiency for scientific applications offset by cost efficiencies of mass market
- BlueGene: Generic embedded processor core and customize system-on-chip (SoC) services to improve power efficiency for scientific applications
- Tensilica XTensa: Customized embedded CPU w/SoC provides further power efficiency benefits but maintains programmability

Processor	Clock	Peak/ Core (Gflops)	Cores/ Socket	Sockets	Cores	Power	Cost 2008
AMD Opteron	2.8GHz	5.6	2	890K	1.7M	179 MW	\$1B+
IBM BG/P	850MHz	3.4	4	740K	3.0M	20 MW	\$1B+
Green Flash / Tensilica XTensa	650MHz	2.7	32	120K	4.0M	3 MW	\$75M







# Ten Sources of Waste in Parallel Computing

- 1) Insufficient memory bandwidth (HW)
- 2) Ignore performance features (SW+HW)
- 3) Ignore Little's Law (SW+HW)
- 4) Hide faults in low level (SW+HW)
- 5) Over synchronization globally (SW)
- 6) Over synchronize communication (SW)
- 7) Choose bad algorithms (Alg)
- 8) Don't rethink algorithms (Alg)
- 9) Choose "hard" applications (Apps)

10) Use overly-general processors (HW)









# Conclusions

- Enable programmers to get performance
  - Expose features for performance
  - Don't hide them
- Go Green
  - Enable energy-efficient computers and software
- Work with experts on software, algorithms, applications



