

CS3350B  
Computer Architecture  
Winter 2015

**Lecture 5.7: Single-Cycle CPU:  
Datapath Control (Part 2)**

**Marc Moreno Maza**

[www.csd.uwo.ca/Courses/CS3350b](http://www.csd.uwo.ca/Courses/CS3350b)

[Adapted from lectures on  
*Computer Organization and Design*,  
Patterson & Hennessy, 5<sup>th</sup> edition, 2013]

# Review: Processor Design 5 steps

Step 1: Analyze instruction set to determine datapath requirements

- Meaning of each instruction is given by register transfers
- Datapath must include storage element for ISA registers
- Datapath must support each register transfer

Step 2: Select set of datapath components & establish clock methodology

Step 3: Assemble datapath components that meet the requirements

Step 4: Analyze implementation of each instruction to determine setting of control points that realizes the register transfer

Step 5: Assemble the control logic

# Processor Design: 5 steps

Step 1: Analyze instruction set to determine datapath requirements

- Meaning of each instruction is given by register transfers
- Datapath must include storage element for ISA registers
- Datapath must support each register transfer



Step 2: Select set of datapath components & establish clock methodology

Step 3: Assemble datapath components that meet the requirements

Step 4: Analyze implementation of each instruction to determine setting of control points that realizes the register transfer



Step 5: Assemble the control logic

# Register-Register Timing: One Complete Cycle (Add/Sub)



Register Write Occurs Here


# Register-Register Timing: One Complete Cycle



Register Write Occurs Here


# 3c: Logical Op (or) with Immediate

- $R[rt] = R[rs] \text{ op ZeroExt}[imm16]$




# 3d: Load Operations

- $R[rt] = Mem[R[rs] + SignExt[imm16]]$   
Example: `lw rt, rs, imm16`



# 3d: Load Operations

- $R[rt] = Mem[R[rs] + SignExt[imm16]]$   
Example: `lw rt, rs, imm16`







# 3e: Store Operations

- $\text{Mem}[R[\text{rs}] + \text{SignExt}[\text{imm16}]] = R[\text{rt}]$



Ex.:  $\text{sw } \text{rt}, \text{rs}, \text{imm16}$




# 3e: Store Operations

- Mem[ R[rs] + SignExt[imm16] ] = R[rt]

Ex.: **sw** **rt**, **rs**, **imm16**



# 3f: The Branch Instruction




**beq rs, rt, imm16**


- mem[PC] Fetch the instruction from memory
- Equal = R[rs] == R[rt] Calculate branch condition
- if (Equal) Calculate the next instruction's address
  - $PC = PC + 4 + ( \text{SignExt}(\text{imm16}) \times 4 )$
- else
  - $PC = PC + 4$

# Datapath for Branch Operations


**beq rs, rt, imm16**




Datapath generates condition (Equal)



# Instruction Fetch Unit including Branch



- if (Zero == 1) then  $PC = PC + 4 + \text{SignExt}[\text{imm16}] * 4$ ; else  $PC = PC + 4$




- How to encode nPC\_sel?
  - Direct MUX select?
  - Branch inst. / not branch inst.
- Let's pick 2nd option

Q: What logic gate?




# Putting it All Together: A Single Cycle Datapath




# Datapath Control Signals

- ExtOp: “zero”, “sign”
- ALUsrc: 0  $\Rightarrow$  regB; 1  $\Rightarrow$  immed
- ALUctr: “ADD”, “SUB”, “OR”
- MemWr: 1  $\Rightarrow$  write memory
- MemtoReg: 0  $\Rightarrow$  ALU; 1  $\Rightarrow$  Mem
- RegDst: 0  $\Rightarrow$  “rt”; 1  $\Rightarrow$  “rd”
- RegWr: 1  $\Rightarrow$  write register




imm16

# Given Datapath: RTL $\rightarrow$ Control





# RTL: The **Add** Instruction




**add rd, rs, rt**

- MEM[PC]      Fetch the instruction from memory
- R[rd] = R[rs] + R[rt]    The actual operation
- PC = PC + 4    Calculate the next instruction's address


# Instruction Fetch Unit at the Beginning of **Add**

- Fetch the instruction from Instruction memory:  $\text{Instruction} = \text{MEM}[\text{PC}]$


– same for all instructions



# Single Cycle Datapath during Add




$$R[rd] = R[rs] + R[rt]$$




# Instruction Fetch Unit at End of Add

- $PC = PC + 4$ 
  - Same for all instructions except: Branch and Jump



# P&H Figure 4.17




# Summary of the Control Signals (1/2)

<u>inst</u>	<u>Register Transfer</u>
add	$R[rd] \leftarrow R[rs] + R[rt]; PC \leftarrow PC + 4$ ALUSrc=RegB, ALUctr="ADD", RegDst=rd, RegWr, nPC_sel="+4"
sub	$R[rd] \leftarrow R[rs] - R[rt]; PC \leftarrow PC + 4$ ALUSrc=RegB, ALUctr="SUB", RegDst=rd, RegWr, nPC_sel="+4"
ori	$R[rt] \leftarrow R[rs] + \text{zero\_ext}(\text{Imm16}); PC \leftarrow PC + 4$ ALUSrc=Im, Extop="Z", ALUctr="OR", RegDst=rt, RegWr, nPC_sel="+4"
lw	$R[rt] \leftarrow \text{MEM}[R[rs] + \text{sign\_ext}(\text{Imm16})]; PC \leftarrow PC + 4$ ALUSrc=Im, Extop="sn", ALUctr="ADD", MemtoReg, RegDst=rt, RegWr, nPC_sel = "+4"
sw	$\text{MEM}[R[rs] + \text{sign\_ext}(\text{Imm16})] \leftarrow R[rs]; PC \leftarrow PC + 4$ ALUSrc=Im, Extop="sn", ALUctr = "ADD", MemWr, nPC_sel = "+4"
beq	if (R[rs] == R[rt]) then PC $\leftarrow$ PC + sign_ext(Imm16)    00 else PC $\leftarrow$ PC + 4 nPC_sel = "br", ALUctr = "SUB"

# Summary of the Control Signals (2/2)

See Appendix A → **func**  
 See Appendix A → **op**

	10 0000	10 0010	We Don't Care :-)				
	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	<b>add</b>	<b>sub</b>	<b>ori</b>	<b>lw</b>	<b>sw</b>	<b>beq</b>	<b>jump</b>
<b>RegDst</b>	1	1	0	0	x	x	x
<b>ALUSrc</b>	0	0	1	1	1	0	x
<b>MemtoReg</b>	0	0	0	1	x	x	x
<b>RegWrite</b>	1	1	1	1	0	0	0
<b>MemWrite</b>	0	0	0	0	1	0	0
<b>nPCsel</b>	0	0	0	0	0	1	?
<b>Jump</b>	0	0	0	0	0	0	1
<b>ExtOp</b>	x	x	0	1	1	x	x
<b>ALUctr&lt;2:0&gt;</b>	Add	Subtract	Or	Add	Add	Subtract	x



# Boolean Expressions for Controller

RegDst = add + sub  
ALUSrc = ori + lw + sw  
MemtoReg = lw  
RegWrite = add + sub + ori + lw  
MemWrite = sw  
nPCsel = beq  
Jump = jump  
ExtOp = lw + sw  
ALUctr[0] = sub + beq (assume ALUctr is 00 ADD, 01 SUB, 10 OR)  
ALUctr[1] = or

*Where:*


rtype =  $\sim op_5 \bullet \sim op_4 \bullet \sim op_3 \bullet \sim op_2 \bullet \sim op_1 \bullet \sim op_0$ ,  
ori =  $\sim op_5 \bullet \sim op_4 \bullet op_3 \bullet op_2 \bullet \sim op_1 \bullet op_0$   
lw =  $op_5 \bullet \sim op_4 \bullet \sim op_3 \bullet \sim op_2 \bullet op_1 \bullet op_0$   
sw =  $op_5 \bullet \sim op_4 \bullet op_3 \bullet \sim op_2 \bullet op_1 \bullet op_0$   
beq =  $\sim op_5 \bullet \sim op_4 \bullet \sim op_3 \bullet op_2 \bullet \sim op_1 \bullet \sim op_0$   
jump =  $\sim op_5 \bullet \sim op_4 \bullet \sim op_3 \bullet \sim op_2 \bullet op_1 \bullet \sim op_0$

add =  $rtype \bullet func_5 \bullet \sim func_4 \bullet \sim func_3 \bullet \sim func_2 \bullet \sim func_1 \bullet \sim func_0$   
sub =  $rtype \bullet func_5 \bullet \sim func_4 \bullet \sim func_3 \bullet \sim func_2 \bullet func_1 \bullet \sim func_0$

How do we  
implement this in  
gates?



# Controller Implementation



# Summary: Single-cycle Processor

- Five steps to design a processor:

1. Analyze instruction set → datapath requirements

2. Select set of datapath components & establish clock methodology

3. Assemble datapath meeting the requirements

4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.

5. Assemble the control logic

- Formulate Logic Equations
- Design Circuits

