# CS3350B Computer Architecture 

## Winter 2015

# Lecture 5.4: Combinational Logic Blocks 

Marc Moreno Maza
www.csd.uwo.ca/Courses/CS3350b
[Adapted from lectures on
Computer Organization and Design,
Patterson \& Hennessy, $5^{\text {th }}$ edition, 2013]

Review

- Use this table and techniques we learned to transform from 1 to another



## Plan

- Data Multiplexors
- Arithmetic and Logic Unit
- Adder/Subtractor

Data Multiplexor (here 2-to-1, n-bit-wide)


## N instances of 1-bit-wide mux


$\bar{c}=\bar{s} a \bar{b}+\bar{s} a b+s \bar{a} b+s a b$ $=\bar{s}(a \bar{b}+a b)+s(\bar{a} b+a b)$ $=\bar{s}(a(\bar{b}+b))+s((\bar{a}+a) b)$
$=\bar{s}(a(1)+s((1) b)$
$=\bar{s} a+s b$

How do we build a 1-bit-wide mux?


4-to-1 Multiplexor?


Is there any other way to do it?


## Arithmetic and Logic Unit

- Most processors contain a special logic block called "Arithmetic and Logic Unit" (ALU)
-We'll show you an easy one that does ADD, SUB, bitwise AND, bitwise OR


when $\mathrm{S}=00, \mathrm{R}=\mathrm{A}+\mathrm{B}$<br>when $\mathrm{S}=01, \mathrm{R}=\mathrm{A}-\mathrm{B}$<br>when $\mathrm{S}=10, \mathrm{R}=\mathrm{A}$ and B<br>when $S=11, R=A$ or $B$

Our simple ALU


## Adder/Subtracter Design -- how?

- Truth-table, then determine canonical form, then minimize and implement as we've seen before
- Look at breaking the problem down into smaller pieces that we can cascade or hierarchically layer


## Adder/Subtracter - One-bit adder LSB...

$$
\begin{array}{ccc|c|} 
& \begin{array}{ccc|cc}
\mathrm{a}_{3} & \mathrm{a}_{2} & \mathrm{a}_{1} & \mathrm{a}_{0} \\
\mathrm{~b}_{3} & \mathrm{~b}_{2} & \mathrm{~b}_{1} & \mathrm{~b}_{0} \\
\hline \mathrm{~s}_{3} & \mathrm{~s}_{2} & \mathrm{~s}_{1} & \mathrm{~s}_{0}
\end{array} \quad \begin{array}{cccc}
\mathrm{a}_{0} & \mathrm{~b}_{0} & \mathrm{~s}_{0} & \mathrm{c}_{1} \\
\hline 0 & & 0 & 0 \\
0 & 0 \\
0 & 1 & 1 & 0 \\
1 & 0 & 1 & 0 \\
1 & 1 & 0 & 1 \\
& & & \\
& s_{0}= \\
& c_{1}=
\end{array} &
\end{array}
$$

Adder/Subtracter - One-bit adder (1/2)...

$$
\begin{array}{ccc|cc}
\mathrm{a}_{i} & \mathrm{~b}_{i} & \mathrm{c}_{i} & \mathrm{~s}_{i} & \mathrm{c}_{i+1} \\
\hline \hline 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 1 & 1 & 0 \\
0 & 1 & 0 & 1 & 0 \\
0 & 1 & 1 & 0 & 1 \\
1 & 0 & 0 & 1 & 0 \\
1 & 0 & 1 & 0 & 1 \\
1 & 1 & 0 & 0 & 1 \\
1 & 1 & 1 & 1 & 1
\end{array}
$$

Adder/Subtracter - One-bit adder (2/2)...


$$
\begin{aligned}
s_{i} & =\operatorname{XOR}\left(a_{i}, b_{i}, c_{i}\right) \\
c_{i+1} & =\operatorname{MAJ}\left(a_{i}, b_{i}, c_{i}\right)=a_{i} b_{i}+a_{i} c_{i}+b_{i} c_{i}
\end{aligned}
$$

N 1-bit adders $\Rightarrow 1 \mathrm{~N}$-bit adder


What about overflow? Overflow $=\mathrm{c}_{\mathrm{n}}$ ?

What about overflow?

- Consider a 2-bit signed \# \& overflow:

$$
\begin{aligned}
& \cdot 10=-2+-2 \text { or }-1 \\
& \cdot 11=-1+-2 \text { only } \\
& \cdot 00=0 \text { NOTHING! } \\
& \cdot 01=1+1 \text { only }
\end{aligned}
$$

- Highest adder

- $\mathrm{C}_{1}=$ Carry-in $=\mathrm{C}_{\text {in }}, \mathrm{C}_{2}=$ Carry-out $=\mathrm{C}_{\text {out }}$
- No $\mathrm{C}_{\text {out }}$ or $\mathrm{C}_{\text {in }} \Rightarrow$ NO overflow!

What $\cdot \mathrm{C}_{\text {in }}$, and $\mathrm{C}_{\text {out }} \Rightarrow \mathrm{NO}$ overflow!
op? $\cdot C_{\text {in }}$, but no $C_{\text {out }} \Rightarrow A, B$ both $>0$, overflow!

- $C_{\text {out }}$, but no $C_{\text {in }} \Rightarrow A, B$ both $<0$, overflow!


## What about overflow?

- Consider a 2-bit signed \# \& overflow:

$$
\begin{aligned}
& 10=-2 \\
& 11=-1 \\
& 00=0 \\
& 01=1
\end{aligned}
$$

- Overflows when...

$\cdot \mathrm{C}_{\text {in }}$, but no $\mathrm{C}_{\text {out }} \Rightarrow A, B$ both $>0$, overflow!
- $\mathrm{C}_{\text {out }}$, but no $\mathrm{C}_{\text {in }} \Rightarrow \mathrm{A}, \mathrm{B}$ both $<0$, overflow!

$$
\text { overflow }=c_{n} \text { XOR } c_{n-1}
$$

Extremely Clever Subtractor

"And In conclusion..."

- Use muxes to select among input
-S input bits selects $2^{5}$ inputs
- Each input can be $n$-bits wide, indep of $S$
- Can implement muxes hierarchically
- ALU can be implemented using a mux
- Coupled with basic block elements
- N-bit adder-subtractor done using N 1bit adders with XOR gates on input
- XOR serves as conditional inverter

